LDPC Block Interleaving for High-Order Modulation Mapping
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In communication and broadcasting systems, high data throughput and reliability are hindered by noise, fading, and inter-symbol interference, particularly in next-generation mobile communication and digital broadcasting, where existing methods struggle to effectively map Low Density Parity Check (LDPC) codeword bits onto high order modulation bits for optimal performance.
Innovation Solution
A transmitting apparatus and method that employs a block interleaver to divide columns into two parts, interleaving LDPC codewords in a column direction and reading them in a row direction, ensuring effective mapping of LDPC codeword bits onto modulation symbols, thereby improving decoding and receiving performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If LDPC codeword bits are mapped onto high order modulation bits using conventional methods, then the mapping process is simple, but decoding and receiving performance deteriorates
Solution Approach 1:
The block interleaver divides the LDPC codeword into multiple columns and further segments each column into two parts (first part and second part). This segmentation allows different interleaving operations on different parts, improving decoding performance by better distributing bit errors while maintaining a manageable structure through systematic division of the codeword blocks.
Solution Approach 2:
The patent introduces a two-dimensional interleaving structure where the codeword is first arranged in columns and then each column is divided into two parts that are interleaved differently. This dimensional approach transforms a simple sequential mapping into a multi-dimensional arrangement, enhancing performance by creating more diverse bit patterns across modulation symbols without requiring overly complex processing.
2Reliability
If columns of block interleaver are divided into multiple parts for interleaving, then decoding performance improves, but the interleaving process becomes more complex
Solution Approach 1:
Each column is divided into two distinct parts (first part and second part) that can be interleaved independently. This segmentation enables targeted interleaving strategies for different portions of the codeword, improving decoding performance by better handling error patterns while keeping the operation systematic and manageable through clear separation of processing steps.
Solution Approach 2:
Different interleaving operations are applied to different parts of the columns. The first part and second part of each column undergo distinct interleaving treatments, allowing optimization for specific error patterns or channel conditions in different regions of the codeword, thereby improving overall decoding performance through localized optimization.
3Productivity
If LDPC encoding is performed without column division in block interleaver, then the processing is faster, but throughput and reliability in high data transmission systems deteriorate
Solution Approach 1:
The block interleaver segments the LDPC codeword into multiple columns and further divides each column into two parts. This segmentation enables parallel processing of different column parts, improving data throughput by allowing simultaneous interleaving operations while maintaining transmission reliability through the diverse bit patterns created by multi-part interleaving that better withstand channel errors.
Data Source
AI summary
A transmitting apparatus and a receiving apparatus are provided. The transmitting apparatus includes: an encoder configured to generate a low density parity check (LDPC) codeword by performing LDPC encoding; an interleaver configured to interleave the LDPC codeword; and a modulator configured to modulate the interleaved LDPC codeword according to a modulation method to generate a modulation symbol. The interleaver includes a block interleaver formed of a plurality of columns each comprising a plurality of rows, and the block interleaver is configured to divide the plurality of columns into at least two parts and interleave the LDPC codeword.