LDPC Check Matrix Structure for High-Rate Transmission Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In data transmission using LDPC codes, ensuring favorable communication quality is a challenge, particularly in maintaining error correction capabilities and avoiding error floors in decoding characteristics.

Innovation Solution

The implementation of an LDPC coding method with a specific check matrix of 69120 bits and a code rate of 13/16, where the check matrix includes an information matrix section represented by an initial value table indicating positions of elements, ensuring effective encoding and decoding of LDPC codes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If LDPC coding is performed with conventional check matrices, then data transmission can be achieved, but communication quality deteriorates due to error floors in decoding characteristics

Engineering Contradiction:
Improvecommunication qualityVSAvoiderror floor
Core Design Contradiction:
ReliabilityVSLoss of information

Solution Approach 1:

The patent applies parameter changes by modifying the check matrix structure parameters, specifically using a dual-diagonal structure with carefully selected diagonal element positions. The check matrix is designed with specific patterns where diagonal elements are placed at predetermined intervals, and the positions are optimized to avoid error floors while maintaining high error correction capability. This parameter optimization resolves the contradiction by changing the structural parameters of the LDPC code to achieve both reliability and avoid information loss.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If code length is increased to approach Shannon limit, then error correction capability is improved, but decoding complexity increases

Engineering Contradiction:
Improveerror correction capabilityVSAvoiddecoding complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies segmentation by dividing the large-scale check matrix into structured blocks with dual-diagonal patterns. The check matrix of length 69120 is organized into smaller manageable units with repeating structural patterns, where diagonal elements are placed systematically. This segmentation allows the decoder to process the large code length more efficiently by exploiting the regular structure, thus reducing decoding complexity while maintaining the long code length benefits for error correction capability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent optimizes the structural parameters of the check matrix by using dual-diagonal configurations with specific spacing patterns. The diagonal elements are positioned at optimized intervals that balance error correction performance with decoding efficiency. This parameter optimization enables the system to achieve near-Shannon-limit performance with manageable decoding complexity by changing the structural parameters rather than using random or conventional matrices.

Inventive Principle:
Principle #35Parameter changes

3Device complexity

If check matrix structure is simplified for easier implementation, then device complexity is reduced, but communication quality deteriorates due to error floors

Engineering Contradiction:
Improvecheck matrix structureVSAvoidcommunication quality
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent resolves this contradiction by optimizing the parameters of the check matrix structure. Instead of using a completely random or overly complex structure, the patent employs a dual-diagonal structure with carefully selected parameters: diagonal elements are placed at specific intervals and positions that have been optimized to avoid error floors. The structure is simple enough for efficient implementation but with parameter values that ensure high communication quality and eliminate error floors.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent applies asymmetry by using a dual-diagonal structure where the two diagonals are positioned asymmetrically relative to each other. This asymmetric placement of diagonal elements creates a structure that is both simple to implement and effective at avoiding error floors. The asymmetric configuration ensures that the check matrix has the necessary properties for high error correction capability while maintaining structural simplicity for easy implementation.

Inventive Principle:
Principle #4Asymmetry

Data Source

PatentUS10868568B2Transmission apparatus, transmission method, reception apparatus, and reception method
Publication Date: 2020.12.15 SONY GROUP CORP
  • US10868568B2 patent drawing
  • US10868568B2 patent drawing
  • US10868568B2 patent drawing

AI summary

The present technique relates to a transmission apparatus, a transmission method, a reception apparatus, and a reception method that can ensure favorable communication quality in data transmission using an LDPC code. LDPC coding is performed based on a check matrix of an LDPC code with a code length N of 69120 bits and a code rate r of 13/16 or 14/16. The LDPC code includes information bits and parity bits, and the check matrix includes an information matrix corresponding to the information bits and a parity matrix corresponding to the parity bits. The information matrix is represented by a check matrix initial value table. The check matrix initial value table is a table indicating positions of elements of 1 in the information matrix on the basis of 360 columns and is a predetermined table. The present technique can be applied to, for example, data transmission using the LDPC code.