LDPC Codeword Interleaving and Bit Mapping for Broadcast Reception

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

There is a need for improved decoding and receiving performance in digital broadcasting services, particularly in high-quality digital television and portable multimedia systems, where existing methods do not adequately support various receiving methods and fail to provide enhanced user experiences.

Innovation Solution

A transmitting apparatus and method that employs LDPC encoding, interleaving, and modulation to efficiently map bits from a predetermined bit group onto modulation symbols, utilizing a parity check matrix and a combination of parity, group, and block interleavers to enhance data transmission and reception performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional transmission methods are used, then device complexity is low, but decoding and receiving performance is insufficient

Engineering Contradiction:
Improvedecoding and receiving performanceVSAvoidtransmission processing complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The LDPC codeword is divided into multiple bit groups, and each bit group is independently interleaved using a group interleaver. This segmentation approach improves decoding performance by enabling fine-grained error distribution while maintaining manageable processing complexity through modular interleaving operations.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies multi-stage interleaving across different dimensions: first interleaving within bit groups (intra-group), then interleaving between bit groups (inter-group). This multi-dimensional approach enhances receiving performance by distributing errors across both spatial and temporal domains without proportionally increasing processing complexity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If no interleaving is applied, then processing speed is high, but error correction capability is poor

Engineering Contradiction:
Improveerror correction capabilityVSAvoidprocessing speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The group interleaver performs preliminary interleaving of bit groups before modulation and transmission. This advance organization of bit groups ensures that errors occurring during transmission are already distributed across different code symbols, significantly improving error correction capability while adding only one preprocessing stage.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

Different interleaving patterns are applied to different bit groups based on their positions and characteristics. This local customization of interleaving strategies optimizes error distribution for specific channel conditions, enhancing error correction where needed while minimizing unnecessary processing for already-robust segments.

Inventive Principle:
Principle #3Local quality

3Reliability

If simple mapping is used, then modulator complexity is low, but data transmission performance is insufficient

Engineering Contradiction:
Improvedata transmission performanceVSAvoidmodulator complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts and separately processes the interleaving function into a dedicated group interleaver block, distinct from the modulation mapping. This separation allows the modulator to focus on its core mapping function while the group interleaver handles error distribution, improving overall data transmission performance without significantly increasing modulator complexity.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS11025280B2Transmitting apparatus and interleaving method thereof
Publication Date: 2021.06.01 SAMSUNG ELECTRONICS CO LTD
  • US11025280B2 patent drawing
  • US11025280B2 patent drawing
  • US11025280B2 patent drawing

AI summary

A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to perform a low-density parity check (LDPC) encoding on input bits using a parity check matrix to generate an LDPC codeword comprising information word bits and parity bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.