LDPC Codeword Interleaving for Better Broadcast Symbol Mapping

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

There is a need for improved decoding and receiving performance in digital broadcasting services, particularly in high-quality digital televisions and portable multimedia players, due to the increasing demand for efficient methods to support various receiving methods of digital broadcasting services.

Innovation Solution

A transmitting apparatus and method that performs LDPC encoding, interleaving, and modulation to map bits from a predetermined bit group of a low-density parity-check (LDPC) codeword onto a modulation symbol, using a parity check matrix and an interleaver to enhance decoding and receiving performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional encoding and modulation methods are used, then the system is simple to implement, but decoding and receiving performance is insufficient

Engineering Contradiction:
Improvedecoding and receiving performanceVSAvoidencoding and modulation complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The LDPC codeword is divided into multiple bit groups, and each bit group is processed separately through the interleaver. This segmentation allows the complex encoding process to be broken down into manageable units while maintaining overall system performance and enabling parallel processing optimizations.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The interleaver performs preliminary reordering of bits within bit groups before modulation. This preliminary action optimizes the bit arrangement to improve decoding performance by ensuring that bits experiencing similar channel conditions are grouped together, without adding significant complexity to the overall system.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If bits are mapped without interleaving, then the processing is fast and simple, but decoding performance deteriorates due to poor bit distribution

Engineering Contradiction:
Improvedecoding performanceVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The interleaver performs preliminary reordering of bits within bit groups before modulation. This preliminary action optimizes the bit arrangement to improve decoding performance by ensuring that bits experiencing similar channel conditions are grouped together, without adding significant complexity to the overall system.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system changes the arrangement parameter of bits within bit groups through interleaving. By modifying the bit position parameters according to the interleaving pattern, the system achieves better decoding performance while maintaining efficient processing speeds through standardized interleaving operations.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If all bit groups are processed uniformly, then the processing is simple, but performance is suboptimal for different bit group types

Engineering Contradiction:
Improvereceiving performanceVSAvoidinterleaving complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The interleaver applies different interleaving patterns to different bit groups based on their specific characteristics. This local quality approach allows optimization of each bit group's arrangement according to its role in the codeword (e.g., information bits vs. parity bits), improving overall receiving performance without requiring completely different processing for each group.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system changes the arrangement parameter of bits within bit groups through interleaving. By modifying the bit position parameters according to the interleaving pattern, the system achieves better decoding performance while maintaining efficient processing speeds through standardized interleaving operations.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11303299B2Transmitting apparatus and interleaving method thereof
Publication Date: 2022.04.12 SAMSUNG ELECTRONICS CO LTD
  • US11303299B2 patent drawing
  • US11303299B2 patent drawing
  • US11303299B2 patent drawing

AI summary

A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to perform a low-density parity check (LDPC) encoding on input bits using a parity check matrix to generate an LDPC codeword comprising information word bits and parity bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.