Hard LDPC Decoder Memory Initialization for Faster Soft Decoding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional LDPC decoding systems experience inefficiencies due to the time delay associated with reading soft information into the decoder, which affects the operation and speed of error correction processing.

Innovation Solution

A decoder architecture that initializes soft information for each encoded bit within the decoder's memory units, eliminating the need to separately read soft information, allowing for faster loading and processing of encoded code words using a top bit array and processing units that perform multiple decoding cycles.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If soft information is read into the decoder before error correction processing, then the decoder can perform accurate error correction, but the time delay increases and processing efficiency decreases

Engineering Contradiction:
Improveerror correction accuracyVSAvoidtime delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by pre-initializing soft information values for all encoded bits within the decoder's memory units before actual decoding begins. This pre-initialization eliminates the need to read soft information from external sources during decoding operation, thereby removing the time delay while maintaining the accuracy benefits of soft information processing

Inventive Principle:
Principle #10Preliminary action

2Reliability

If soft information is read into the decoder before error correction processing, then the decoder can perform accurate error correction, but the processing speed decreases

Engineering Contradiction:
Improveerror correction accuracyVSAvoidprocessing speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The patent applies preliminary action by pre-initializing soft information values for all encoded bits within the decoder's memory units before actual decoding begins. This pre-initialization eliminates the need to read soft information from external sources during decoding operation, thereby removing the time delay while maintaining the accuracy benefits of soft information processing

Inventive Principle:
Principle #10Preliminary action

3Reliability

If soft information is read into the decoder before error correction processing, then the decoder can perform accurate error correction, but the operational efficiency decreases

Engineering Contradiction:
Improveerror correction accuracyVSAvoiddecoder operational efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies preliminary action by pre-initializing soft information values for all encoded bits within the decoder's memory units before actual decoding begins. This pre-initialization eliminates the need to read soft information from external sources during decoding operation, thereby removing the time delay while maintaining the accuracy benefits of soft information processing

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8527849B2High speed hard LDPC decoder
Publication Date: 2013.09.03 WESTERN DIGITAL TECHNOLOGIES INC
  • US8527849B2 patent drawing
  • US8527849B2 patent drawing
  • US8527849B2 patent drawing

AI summary

The subject disclosure describes a method for performing error code correction, the method includes, loading a code word including a plurality of encoded bits into a memory array, initializing, into one or more of a plurality of memory units, a plurality of bits associated with each of the encoded bits, wherein the plurality of bits initialized for each of the encoded bits is based on a value of the associated encoded bit and wherein the plurality of encoded bits and the plurality of bits initialized for each of the encoded bits includes soft information. In certain aspects, the method further includes decoding the code word using the soft information and outputting the decoded code word from the memory array. A decoder and flash storage device are also provided.