LDPC Decoder Partial Syndrome Early Termination for Punctured Parity Bits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional LDPC decoders consume significant power and latency correcting punctured parity bits, even when other received bits are error-free, due to the need for multiple iterations to perform syndrome calculations.
Innovation Solution
Implementing a partial syndrome early termination scheme (PSET) that uses knowledge of punctured parity bit locations to disable corresponding equations, allowing early termination of decoding when a zero partial syndrome is detected, reducing unnecessary iterations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional LDPC decoders perform multiple iterations to correct punctured parity bits, then decoding reliability is improved, but power consumption increases significantly
Solution Approach 1:
The patent performs syndrome calculations in advance during each iteration to detect errors before full decoding proceeds. By calculating syndromes preliminarily and checking for zero values, the system can terminate decoding early when no errors are detected, avoiding unnecessary power consumption while maintaining decoding reliability.
Solution Approach 2:
The patent segments the syndrome calculation process into partial syndromes that can be computed independently during each iteration. This segmentation allows the decoder to check error conditions at intermediate stages and terminate early if partial syndromes indicate no errors, reducing overall power consumption while preserving reliability.
2Measurement precision
If conventional LDPC decoders perform multiple iterations to correct punctured parity bits, then decoding accuracy is improved, but latency increases
Solution Approach 1:
The patent performs syndrome calculations preliminarily during each iteration to detect errors before completing full decoding. By checking syndrome values in advance, the system can terminate decoding early when syndromes are zero, reducing latency while maintaining decoding accuracy through the preliminary error detection mechanism.
Solution Approach 2:
The patent implements feedback through syndrome calculations that provide real-time information about decoding progress and error status. This feedback mechanism allows the decoder to monitor syndrome values during iterations and terminate early when syndromes indicate no errors, reducing latency while preserving accuracy through continuous monitoring.
3Reliability
If LDPC decoders perform full syndrome calculations, then error detection capability is improved, but computational complexity increases
Solution Approach 1:
The patent segments full syndrome calculations into partial syndromes that can be computed independently during each iteration. This segmentation maintains error detection capability by checking partial results while reducing computational complexity by avoiding redundant calculations of the complete syndrome vector in every iteration.
Solution Approach 2:
The patent performs partial syndrome calculations rather than complete syndrome calculations in every iteration. This partial action approach maintains sufficient error detection capability through intermediate checks while reducing computational complexity by performing only the necessary portion of syndrome calculations needed to detect errors at each stage.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An apparatus may include a receiver (140) and one or more processors (2010). The receiver (140) may receive log likelihood ratio (LLR) values corresponding to encoded data that is encoded using a low-density parity-check (LDPC) code. The one or more processors (2010) may identify a number of punctured parity bits corresponding to the encoded data, determine that the number of punctured parity bits is less than a threshold, and remove, from a first parity check matrix corresponding to the encoded data, one or more rows corresponding to the number of punctured parity bits to generate a second parity check matrix. The one or more processors (2010) may determine, using the LLR values and the second parity check matrix, that there is an error in the LLR values, and an LDPC decoder (740) may decode, based at least on the determination, the LLR values to resolve the error.