LDPC Encoder Structure for 16200-Length Low-Rate Broadcast Coding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current terrestrial TV broadcasting systems face significant co-channel interference issues, leading to white spaces where frequency reuse is not possible, resulting in deteriorated spectrum efficiency, especially in areas where timing and frequency synchronization between signals are not guaranteed.

Innovation Solution

A new Low Density Parity Check (LDPC) code with a length of 16200 and a code rate of 2/15 is developed, utilizing an LDPC encoding technique that efficiently performs encoding using a sequence derived from a parity check matrix, specifically designed for terrestrial cloud transmission systems to mitigate co-channel interference and enhance spectrum efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If terrestrial TV broadcasting uses conventional transmission technology, then frequency reuse is restricted due to co-channel interference, but spectrum efficiency deteriorates because white spaces cannot be eliminated

Engineering Contradiction:
Improvereception robustnessVSAvoidspectrum efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies parameter changes by optimizing the LDPC code rate and block length parameters. Specifically, it uses a code rate of 2/15 with block length 16200, which provides stronger error correction capability compared to conventional codes, enabling reliable reception in co-channel interference environments while allowing frequency reuse and eliminating white spaces.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs a simplified encoder structure that uses pre-defined parity check matrices and systematic encoding approaches. This disposable-like simplification of the encoding process reduces computational complexity and enables efficient implementation, making it feasible to deploy advanced error correction across widespread broadcasting infrastructure to eliminate white spaces.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

2Reliability

If LDPC encoding uses complex parity check matrices, then coding performance improves, but encoding complexity and computational burden increase

Engineering Contradiction:
Improveerror correction capabilityVSAvoidencoding complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the parity check matrix into structured blocks with specific patterns. The matrix is designed with systematic structure where information bits and parity bits are separated, and the parity check relationships are organized in a segmented manner that allows efficient computation while maintaining strong error correction capability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent changes the parameters of the parity check matrix to achieve optimal performance-complexity tradeoff. By selecting specific matrix dimensions and patterns corresponding to code rate 2/15 and block length 16200, the system achieves high error correction capability with manageable encoding complexity suitable for practical implementation.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10972131B2Low density parity check encoder having length of 16200 and code rate of 2/15, and low density parity check encoding method using the same
Publication Date: 2021.04.06 ELECTRONICS & TELECOMM RES INST
  • US10972131B2 patent drawing
  • US10972131B2 patent drawing
  • US10972131B2 patent drawing

AI summary

A low density parity check (LDPC) encoder, an LDPC decoder, and an LDPC encoding method are disclosed. The LDPC encoder includes first memory, second memory, and a processor. The first memory stores an LDPC codeword having a length of 16200 and a code rate of 2/15. The second memory is initialized to 0. The processor generates the LDPC codeword corresponding to information bits by performing accumulation with respect to the second memory using a sequence corresponding to a parity check matrix (PCM).