LDPC Encoding Structure for Multiple Coding Rates With Low Complexity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current LDPC-CC encoders and decoders face challenges in supporting multiple coding rates with low computational complexity while maintaining high received data quality, as existing methods either increase computational complexity or compromise on data quality.

Innovation Solution

The proposed solution involves an LDPC-CC encoder with a coding rate setting section, computing sections for information and parity calculations, and a decoder using belief propagation with a log likelihood ratio setting section, which generates and decodes low-density parity-check convolutional codes with time-varying periods, supporting multiple coding rates efficiently.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If LDPC-BC (block code) is used to match fixed-length code blocks to variable-length Ethernet frames through padding or puncturing, then the code can be applied to variable-length transmission systems, but the coding rate changes and redundant sequence transmission occurs

Engineering Contradiction:
Improveadaptability to variable-length framesVSAvoidredundant sequence transmission
Core Design Contradiction:
Adaptability or versatilityVSLoss of substance

Solution Approach 1:

The patent changes the fundamental parameter of code structure from block code to convolutional code. LDPC-CC processes data as a continuous stream rather than fixed-length blocks, allowing variable-length Ethernet frames to be encoded directly without padding or puncturing operations, thereby eliminating redundant sequence transmission while maintaining adaptability to variable-length transmission

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If multiple coding rates are supported using traditional LDPC-CC methods, then coding rate flexibility is achieved, but computational complexity increases

Engineering Contradiction:
Improvesupport for multiple coding ratesVSAvoidcomputational complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent creates a universal encoder structure that can operate at multiple coding rates (1/2, 2/3, 3/4, etc.) without requiring separate dedicated circuits for each rate. The same basic encoder architecture achieves multi-functionality by adjusting coding parameters, thereby supporting multiple coding rates while avoiding the computational complexity that would result from implementing separate encoders for each rate

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Adaptability or versatility

If LDPC-CC encoder with multiple coding rate support is implemented, then coding rate flexibility is improved, but maintaining low computational complexity becomes difficult

Engineering Contradiction:
Improvecoding rate flexibilityVSAvoidcomputational complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements a dynamic encoder design where the coding rate can be adjusted during operation without changing the fundamental circuit architecture. The encoder dynamically adapts to different coding rates by modifying operational parameters rather than switching between fixed configurations, thereby achieving coding rate flexibility while maintaining consistently low computational complexity across all operating modes

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS10038457B2Transmission apparatus and associated method of encoding transmission data
Publication Date: 2018.07.31 PANASONIC HOLDINGS CORP
  • US10038457B2 patent drawing
  • US10038457B2 patent drawing
  • US10038457B2 patent drawing

AI summary

A transmission apparatus includes an encoder that codes a data sequence with a parity check matrix, wherein the data sequence includes a final information bit sequence and virtual information bits, and outputs the final information bit sequence and a parity sequence, as LDPC codes, and a transmitter that transmits the LDPC codes as a transmission data. A column length of the parity check matrix is longer than a total length of the final information bit sequence and the parity sequence, by a length of the virtual information bits that are set to “0” and are not transmitted. The total length of the final information bit sequence and the parity sequence has a sequence length corresponding to a length from a first column to a determined column of the parity check matrix. The encoder generates the LDPC codes by using the first column to the determined column among one or more column(s) of the parity check matrix.