Group-Wise LDPC Interleaving for 16QAM Burst Error Paths
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current data transmission using LDPC codes faces challenges in maintaining favorable communication quality, particularly due to burst errors and erasures in communication paths, which degrade decoding performance and increase power consumption.
Innovation Solution
The implementation of a transmission method that includes parity interleaving and group-wise interleaving of LDPC codes, along with a specific configuration of parity check matrices, to enhance error resistance and decoding efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If LDPC codes are used for data transmission with higher order modulation, then spectral efficiency is improved, but resistance to burst errors and erasures deteriorates
Solution Approach 1:
The patent applies segmentation by dividing the LDPC code into multiple segments and applying different interleaving strategies to different segments. Specifically, the code is divided into information bits and parity bits, with different interleaving depths applied to each segment, allowing the system to maintain high spectral efficiency while improving burst error resistance through selective segmentation.
Solution Approach 2:
The patent introduces an additional dimension of interleaving depth as a new parameter to control error resistance. By adding this dimensional parameter to the existing modulation scheme, the system can achieve both high spectral efficiency and improved burst error resistance without compromising either aspect.
2Reliability
If strong error correction is implemented to resist burst errors, then reliability is improved, but power consumption increases
Solution Approach 1:
The patent applies local quality by implementing differential interleaving where different portions of the code receive different levels of interleaving protection. Information bits receive one level of interleaving while parity bits receive another level, allowing the system to achieve adequate error correction with reduced overall complexity and power consumption compared to uniform strong protection.
Solution Approach 2:
The patent changes the parameter of interleaving depth from a fixed value to a variable parameter that can be adjusted based on channel conditions. This allows the receiver to adapt the decoding complexity and power consumption to match the actual error rate, achieving reliable communication only when necessary.
3Reliability
If complex interleaving schemes are used to improve error resistance, then reliability is improved, but device complexity increases
Solution Approach 1:
The patent segments the interleaving process into distinct stages: information bit interleaving and parity bit interleaving. This segmentation allows each stage to be implemented with relatively simple, dedicated logic rather than one complex unified interleaver, reducing overall device complexity while maintaining error resistance.
Solution Approach 2:
The patent introduces dynamic control of interleaving parameters based on channel conditions. The receiver can adjust the interleaving depth and decoding iterations adaptively, using simple control logic to manage complexity while maintaining reliability across varying channel qualities.
Data Source
Figure 1~2
Figure 3
Figure 4
AI summary
The present technology relates to a transmission method and a reception device for securing favorable communication quality in data transmission using an LDPC code. In group-wise interleaving, the LDPC code with a code length N of 69120 bits is interleaved in units of 360-bit bit groups. In group-wise deinterleaving, a sequence of the LDPC code after group-wise interleaving is returned to an original sequence. The present technology can be applied, for example, in a case of performing data transmission using an LDPC code, and the like.