LDPC Bit-Group Interleaving for 1024-QAM Broadcast Decoding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

There is a need for improved methods to support robust encoding, decoding, and receiving performance in digital broadcasting services, particularly for higher quality digital televisions and portable multimedia players, which existing technologies have not adequately addressed.

Innovation Solution

A transmitting apparatus and method that uses an LDPC encoder to generate Low Density Parity Check (LDPC) codewords, an interleaver to rearrange bit groups, and a modulator to map these codewords onto modulation symbols, specifically employing a parity interleaver, group interleaver, and block interleaver to enhance decoding performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional encoding methods are used, then device complexity is reduced, but decoding and receiving performance deteriorates

Engineering Contradiction:
Improvedecoding performanceVSAvoidencoding complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The LDPC codeword is divided into multiple bit groups, and each bit group is processed separately through the interleaver. This segmentation allows the complex encoding process to be broken down into manageable units while maintaining overall decoding performance

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The interleaver performs preliminary rearrangement of bit groups before modulation and transmission. This advance organization of bits into optimal groups improves decoding performance by ensuring that error-prone bits are properly distributed and protected before the actual transmission occurs

Inventive Principle:
Principle #10Preliminary action

2Reliability

If bit groups are rearranged to improve error correction, then receiving performance is improved, but processing time increases

Engineering Contradiction:
Improvereceiving performanceVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The interleaving process operates on segmented bit groups rather than the entire codeword at once. This allows parallel processing of multiple bit groups, reducing the overall processing time while still achieving the error correction benefits of rearrangement

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The interleaver applies periodic rearrangement patterns to bit groups based on their position in the codeword. This periodic structure enables efficient, predictable processing that minimizes processing time while maintaining the error correction improvements

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS11336299B2Transmitting apparatus and interleaving method thereof
Publication Date: 2022.05.17 SAMSUNG ELECTRONICS CO LTD
  • US11336299B2 patent drawing
  • US11336299B2 patent drawing
  • US11336299B2 patent drawing

AI summary

Provided is a signal interleaving method which includes: interleaving parity bits by encoding input bits based on a low density parity check (LDPC) code according to a code rate of 6/15 and a code length of 64800; splitting a codeword comprising the input bits and the interleaved parity bits into a plurality of bit groups; interleaving the plurality of bit groups according to a specific permutation order to provide an interleaved codeword; de-multiplexing bits of the interleaved codeword to generate data cells; mapping the data cells onto constellation points for 1024-quadrature amplitude modulation (QAM); and transmitting a signal based on the constellation points.