LDPC Interleaving Layout for Coexisting Block Interleaving Types

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data transmission systems using LDPC codes face challenges in efficiently coexisting multiple block interleaving methods, which affects decoding performance and error correction capabilities.

Innovation Solution

A data processing apparatus and method that incorporates group-wise and block interleaving units to perform specific interleaving operations, allowing multiple block interleaving methods to coexist by using LDPC codes of 16,200 or 64,800 bits, and performing iterative interleaving and deinterleaving to achieve compatible results across different interleaving types.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multiple block interleaving methods are used in LDPC code transmission, then adaptability to different modulation schemes is improved, but decoding performance and error correction capability deteriorate due to inefficiency in coexistence

Engineering Contradiction:
Improveadaptability to different modulation schemesVSAvoiddecoding performance and error correction capability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent segments the interleaving process into two distinct stages: group-wise interleaving that operates on blocks of 360 bits (dividing the code length N into N/360 groups), followed by bit-by-bit interleaving within each group. This segmentation allows different interleaving methods to be applied at different levels, enabling multiple block interleaving methods to coexist efficiently while maintaining decoding performance across various modulation schemes including QPSK, 16-QAM, 64-QAM, and 256-QAM

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If group-wise interleaving is performed for every bit group of 360 bits, then compatibility across different LDPC code lengths (16,200 or 64,800 bits) is improved, but processing complexity increases

Engineering Contradiction:
Improvecompatibility across different LDPC code lengthsVSAvoidprocessing complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent divides the LDPC code into fixed-size bit groups of 360 bits, applying group-wise interleaving to each group independently. This segmentation strategy provides a unified approach that works consistently across different code lengths (16,200 or 64,800 bits), as each group is processed identically regardless of total code length, thereby managing complexity through standardization while maintaining broad compatibility

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a two-dimensional interleaving structure: the first dimension is group-wise interleaving operating on blocks of 360 bits across the entire code length, and the second dimension is bit-by-bit interleaving within each group. This dimensional approach allows the system to handle different code lengths efficiently by maintaining fixed group sizes while scaling the number of groups, thus managing processing complexity through structured organization

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS10523242B2Data processing apparatus and method
Publication Date: 2019.12.31 SATURN LICENSING LLC
  • US10523242B2 patent drawing
  • US10523242B2 patent drawing
  • US10523242B2 patent drawing

AI summary

A data processing apparatus includes a group-wise interleaving unit that performs group-wise interleaving; and a block interleaving unit that performs block interleaving in such a manner that an LDPC code obtained by performing the group-wise interleaving is written in m number of columns as storage regions arranged in the row direction. A type of the block interleaving includes a type A and a type B. A MODCOD which is a combination of the LDPC code and the modulation scheme includes a MODCOD-A which is a MODCOD based on the assumption that the block interleaving of the type A is performed, and a MDOCOD-B which is a MDOCOD based on the assumption that the block interleaving of the type B is performed.