LDPC Parity Interleaving for Burst-Error-Resistant Decoding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In data transmission using LDPC codes, existing technologies face challenges in maintaining favorable communication quality due to burst errors and erasures, particularly in AWGN channels and multipath environments, which affect the accuracy of decoding and increase power consumption.
Innovation Solution
The implementation of a transmission system that incorporates parity interleaving and group-wise interleaving to separate parity bits, improving resistance to burst errors and maintaining performance in AWGN channels, while using a configuration of LDPC codes with specific parity check matrices and interleaving techniques to enhance decoding efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If parity bits are not interleaved, then device complexity is reduced, but reliability deteriorates due to burst errors affecting decoding accuracy
Solution Approach 1:
The parity bits are segmented into multiple groups (first parity bit group and second parity bit group) which are then interleaved separately. This segmentation allows the system to maintain decoding accuracy by preventing burst errors from affecting entire parity groups, while the structured segmentation approach keeps the interleaving complexity manageable through systematic organization.
Solution Approach 2:
The parity bits are interleaved in advance before transmission, preparing the data structure to resist burst errors beforehand. This preliminary interleaving action ensures that when burst errors occur during transmission, they affect only scattered bits rather than contiguous sequences, thereby maintaining decoding accuracy without requiring complex real-time error correction.
2Reliability
If interleaving techniques are applied, then resistance to burst errors is improved, but power consumption increases due to additional processing
Solution Approach 1:
By dividing parity bits into separate groups that can be interleaved independently, the system achieves better burst error resistance through more distributed error patterns. The segmented approach allows for optimized processing where each group can be handled efficiently, reducing the overall power consumption compared to interleaving all bits uniformly while maintaining enhanced reliability.
Solution Approach 2:
The system changes the parameter of parity bit arrangement from non-interleaved to interleaved configuration, specifically separating first and second parity bit groups. This parameter change increases resistance to burst errors by ensuring errors are scattered across different groups, while the structured nature of the parameter change allows for efficient implementation that limits power consumption increase.
3Reliability
If LDPC codes with specific parity check matrices are used, then communication quality is improved, but device complexity increases due to specific code configuration
Solution Approach 1:
The system applies different interleaving strategies to different parts of the code structure - specifically separating first and second parity bit groups with different characteristics. This local quality approach allows each parity group to be optimized for its specific function, improving overall communication quality by addressing different error patterns in different sections, while the localized nature of each optimization keeps individual processing complexity manageable.
Solution Approach 2:
The interleaved LDPC code structure with separated parity groups serves multiple functions simultaneously: it provides baseline error correction, resists burst errors through interleaving, and maintains compatibility with standard LDPC decoding processes. This multi-functionality improves communication quality across various channel conditions without requiring entirely different code configurations for different scenarios, thereby limiting the increase in device complexity.
Data Source
Figure 1~2
Figure 3
Figure 4
AI summary
The present technology relates to a transmission device, a transmission method, a reception device, and a reception method for securing good communication quality in data transmission using an LDPC code. The LDPC coding is performed on the basis of the parity check matrix of the LDPC code with the code length N of 17280 bits and the coding rate r of 9/16 or 10/16. The LDPC code includes information bits and parity bits, and the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits. The information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table representing positions of elements of 1 of the information matrix for every 360 columns. The present technology can be applied to, for example, data transmission using an LDPC code.