LDPC Parity Accumulation Using Parallel XOR Address Mapping
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing communication systems face challenges in reducing bit error rates (BER) due to noise, interference, and distortion during information transmission, which limits bandwidth and requires frequent retries, and current forward error correction (FEC) methods are not optimized for efficient error correction in hybrid fiber cable networks.
Innovation Solution
The implementation of low-density parity-check (LDPC) codes with parallel accumulation techniques, utilizing virtual to physical parity address mapping and Exclusive OR operations, to generate parity bits efficiently and reconstruct communication information with errors introduced during transmission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If forward error correction (FEC) algorithms are used to reduce bit error rates, then transmission reliability is improved, but system complexity and processing overhead increase
Solution Approach 1:
The LDPC encoding process is divided into multiple parallel accumulation stages, where information bits are processed in groups and accumulated into parity bits through separate computational paths. This segmentation enables independent parallel processing of different bit groups, reducing the computational complexity of the overall error correction system while maintaining the reliability benefits of LDPC codes
Solution Approach 2:
The patent implements a dynamic parallel processing architecture where multiple accumulation operations are performed simultaneously using different parity address mappings. The system dynamically selects and executes multiple computational paths in parallel, adapting the processing structure to the specific encoding requirements, thereby reducing overall system complexity while achieving low bit error rates
2Productivity
If parallel accumulation techniques are implemented, then encoding speed and bandwidth utilization are improved, but computational complexity increases
Solution Approach 1:
The information bit stream is segmented into multiple groups that can be processed in parallel through separate accumulation operations. Each group is mapped to specific parity bits using predetermined address mappings, enabling simultaneous encoding of multiple bit groups without requiring complex sequential processing, thus improving encoding speed while managing computational complexity
Solution Approach 2:
Multiple parallel accumulation operations are merged into a unified encoding process where information bits from different groups are simultaneously accumulated into the parity bit sequence. The patent combines multiple computational paths using standardized XOR operations and address mappings, achieving high encoding speed through parallel processing while maintaining manageable computational complexity through systematic merging of operations
Data Source
AI summary
Systems and methods for parallel accumulation of information bits as part of the generation of low-density parity-check codes are provided. Consecutive information bits can be accumulated through vector operations where the parity addresses used for accumulation can be made contiguous through a virtual to private parity address map. The method for accumulating a set of parity bits for an encoding operation may comprise the steps of performing an exclusive or (XOR) between a multi-bit vector containing information bits and a multi-bit vector of parity bits in an encoder, and storing results of the XOR as a set of parity bits. An encoder for accumulating the set of parity bits is also provided.