LDPC Bit Sequence Combining for Low-Rate Transmission Decoding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Low code rate LDPC encoding increases decoding delay and hardware complexity in decoders, as existing technologies lack a feasible solution to mitigate these issues.
Innovation Solution
The method involves encoding an initial bit sequence with a low density parity check code (LDPC) of code rate R1, segmenting it into multiple bit sequence segments, linearly combining these segments to form a second bit sequence, and cascading them to achieve a target bit sequence with a lower code rate R2, allowing direct decoding with the LDPC of code rate R1, thereby reducing decoding delay and hardware complexity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of information
If low code rate LDPC encoding is used, then code rate is reduced, but decoding delay increases
Solution Approach 1:
The patent segments the encoded bit sequence into multiple segments and selectively combines them to form the transmitted code sequence. This segmentation approach allows the system to maintain low code rate for reliable transmission while avoiding the need to process the entire large-scale parity check matrix, thereby reducing decoding delay
Solution Approach 2:
The patent extracts and utilizes only the necessary portions of the encoded bit sequence by selectively combining segments. Instead of transmitting and decoding the full low code rate sequence, the system extracts essential information segments and combines them appropriately, achieving low effective code rate without proportionally increasing decoding delay
2Loss of information
If low code rate LDPC encoding is used, then code rate is reduced, but hardware complexity increases
Solution Approach 1:
The patent divides the encoding and decoding process into segment operations. The large-scale parity check matrix is broken down into smaller sub-matrices corresponding to different segments. This segmentation reduces the hardware complexity by allowing parallel or selective processing of smaller matrix blocks rather than requiring a single large complex processor
Solution Approach 2:
The patent employs dynamic selection of which bit sequence segments to combine based on the target code rate requirements. The combining operation is adaptively controlled, enabling the system to adjust hardware resource utilization dynamically rather than requiring fixed complex hardware for all possible code rates
3Reliability
If code rate is reduced during transmission, then transmission reliability is improved, but decoding complexity increases
Solution Approach 1:
The patent extracts essential information from the encoded sequence by selectively combining segments. The system takes out only the necessary segments required to achieve the target code rate, avoiding the need to process redundant information. This extraction approach maintains transmission reliability while reducing decoding complexity
Solution Approach 2:
The patent changes the effective code rate parameter dynamically by adjusting which segments are combined. Instead of using a fixed low code rate that always incurs high complexity, the system adjusts the segment combination ratio to achieve the desired code rate, optimizing the balance between reliability and complexity for different transmission conditions
Data Source
AI summary
Provided are an encoding method and device, a decoding method and device, and a storage medium. The encoding method comprises: encoding an initial to-be-encoded bit sequence with a low density parity check code LDPC having a code rate R1, to obtain an encoded first bit sequence, where 0≤R1≤1; linearly combining at least two bit sequence segments in the first bit sequence to obtain a second bit sequence; and cascading the first bit sequence and the second bit sequence to obtain a target bit sequence having a code rate R2, where 0≤R2≤R1≤1.