Light Emitting Display Device Gate Electrode Connecting Member
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing light emitting display devices face interference issues between adjacent pixels, which affect display quality and efficiency.
Innovation Solution
The design includes a light emitting display device with specific configurations of pixels, such as the inclusion of driving transistors, input transistors, initialization transistors, storage capacitors, and light emitting diodes, where gate electrodes and anodes are positioned to minimize overlap and interference, using connecting members to reduce parasitic capacitance and enhance voltage stability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If gate electrodes and anodes are positioned closer to reduce pixel area, then pixel density increases, but interference between adjacent pixels increases
Solution Approach 1:
An insulating layer is introduced as an intermediary between the gate electrode of one pixel and the anode of an adjacent pixel. This insulating layer acts as a mediator that allows the gate electrode and anode to be positioned closer together while preventing direct electrical interference, thus reducing parasitic capacitance and enabling higher pixel density without increasing interference.
2Device complexity
If gate electrode connecting members are used to connect transistors, then device complexity increases, but parasitic capacitance is reduced
Solution Approach 1:
The gate electrode is divided into multiple segments: a main gate electrode portion and a separate gate electrode connecting member. This segmentation allows the connecting member to be optimized specifically for low-parasitic capacitance connection between transistors, while the main gate electrode portion maintains proper spacing from adjacent pixel anodes. The segmented structure reduces overall parasitic capacitance despite increased structural complexity.
3Object-affected harmful factors
If pixel components are arranged to minimize overlap, then interference is reduced, but pixel area increases
Solution Approach 1:
The patent utilizes vertical layering (z-dimension) to resolve horizontal spacing conflicts. By stacking the insulating layer above the gate electrode and positioning adjacent pixel anodes in different vertical planes, the design allows horizontal proximity without direct overlap interference. This dimensional approach enables compact pixel layouts while maintaining electrical isolation between adjacent pixels.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration improves display quality by reducing interference between pixels, ensuring consistent voltage levels and output currents, thereby enhancing the overall performance and luminance of the display device.
Implementation Method 1
a first light emitting diode (LED); and a second light emitting diode (LED)
Data Source
AI summary
A light emitting display device including a first pixel including a first driving transistor, a first input transistor, a first initialization transistor, a first storage capacitor, and a first light emitting diode (LED); and a second pixel including a second driving transistor, a second input transistor, a second initialization transistor, a second storage capacitor, and a second light emitting diode (LED. The first pixel further includes a first gate electrode connecting member connecting a first gate electrode of the first driving transistor and the first input transistor; the second pixel further includes a second gate electrode connecting member connecting a second gate electrode of the second driving transistor and the second input transistor; the first light emitting diode (LED) includes a first anode; the second light emitting diode (LED) includes a second anode; and the first gate electrode connecting member does not overlap the second anode in a plan view.