Level Shifter Output Swing Clamping for Overvoltage Protection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Level shifters face challenges in protecting output driver transistors from overvoltage damage, particularly in high-voltage applications where the output voltage exceeds the maximum voltage tolerance of the transistors, leading to potential damage and requiring careful control of gate drive signals.

Innovation Solution

A low power level shifter design that incorporates a gate-controlled transistor to clamp the output voltage swing, using a source-follower configured FET to protect the output driver transistors from overvoltage, with dynamic gate control providing controlled output swing and self-protection mechanisms, allowing for programmable on-resistance and high-speed operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Temperature

If a level shifter is used in high-voltage applications, then the output voltage can reach high levels, but the output driver transistors may be damaged by overvoltage

Engineering Contradiction:
Improveoutput voltage levelVSAvoidtransistor protection
Core Design Contradiction:
TemperatureVSReliability

Solution Approach 1:

A gate-controlled transistor is introduced as an intermediary component between the output driver transistor and the high-voltage output. This intermediary transistor clamps the output voltage swing to prevent excessive voltage from reaching the output driver transistor, thereby protecting it from overvoltage damage while allowing the output to reach the required high voltage levels.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The gate-controlled transistor is configured to activate before the output voltage can reach damaging levels for the output driver transistor. By applying a predetermined gate voltage to the gate-controlled transistor when the output voltage exceeds a predetermined value, the system preemptively prevents overvoltage conditions from occurring, rather than reacting after damage has been done.

Inventive Principle:
Principle #9Preliminary anti-action

2Reliability

If the gate-controlled transistor is used to clamp output voltage, then overvoltage protection is achieved, but power consumption increases

Engineering Contradiction:
Improvetransistor protectionVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The gate-controlled transistor operates in a periodic manner rather than continuously. The transistor is activated only when the output voltage exceeds the predetermined threshold value, and remains inactive otherwise. This periodic activation significantly reduces power consumption compared to having the protection circuit continuously engaged, while still providing reliable overvoltage protection when needed.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The gate-controlled transistor is automatically activated by the output voltage itself through feedback. When the output voltage exceeds the predetermined value, this automatically triggers the gate-controlled transistor to clamp the voltage, eliminating the need for external control circuits or continuous monitoring. The system self-regulates based on its own operating conditions, reducing the need for additional power-consuming control mechanisms.

Inventive Principle:
Principle #25Self-service

3Reliability

If the output voltage swing is clamped, then transistor damage is prevented, but the output voltage range is limited

Engineering Contradiction:
Improvetransistor protectionVSAvoidoutput voltage range
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The voltage clamping is applied locally at critical points in the voltage swing rather than uniformly across the entire output range. The gate-controlled transistor specifically targets and clamps only the excessive voltage portions that would cause damage, while allowing the normal operating voltage range to pass through unaffected. This selective local clamping preserves the necessary output voltage range for proper circuit operation.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The clamping threshold is dynamically adjusted based on the operating conditions and voltage levels. The predetermined gate voltage value can be adapted to different operating scenarios, allowing the output voltage range to be optimized for specific applications while still providing protection. This dynamic approach enables the system to maintain versatility across different voltage domains and application requirements.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively prevents overvoltage damage to output driver transistors, enabling low power consumption, simpler bias circuits, and high-speed operation while allowing for controlled output swing and programmable on-resistance, thus addressing the protection needs in high-voltage applications.

Implementation Method 1

the gate-controlled transistor receives a predetermined gate voltage when the output voltage exceeds a predetermined value... The voltage applied to the gate of the gate-controlled transistor prevents a damaging overvoltage from being applied to the selected driver transistor

Methodology Applied
Scientific EffectVoltage clamping:

Data Source

PatentUS8659342B2Low power level shifter with output swing control
Publication Date: 2014.02.25 SYNAPTICS INC
  • US8659342B2 patent drawing
  • US8659342B2 patent drawing
  • US8659342B2 patent drawing

AI summary

A level shifter comprising a first driver transistor receiving an input signal. A gate-controlled transistor coupled to the first driver transistor. A second driver transistor coupled to the gate controlled transistor. An output coupled to the second driver transistor, wherein the gate-controlled transistor is for receiving a predetermined gate voltage when the output voltage exceeds a predetermined value.