Lifted LDPC Code Structure for Flexible IR-HARQ and Throughput
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current wireless communication systems face challenges in achieving high-performance, flexible, and compact low-density parity-check (LDPC) code designs that support large ranges of code rates, blocklengths, and granularity, while maintaining good error floor performance and high throughput, especially in next-generation wireless technologies like 5G.
Innovation Solution
The development of lifted LDPC code designs that enable fine incremental redundancy hybrid automatic repeat request (IR-HARQ) extension, high parallelism, and low description complexity, allowing for efficient encoding and decoding across various transmission rate regions, using a family of lifted LDPC codes to support diverse communication requirements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional LDPC code designs are used, then implementation is simpler, but performance in terms of error correction and throughput is insufficient for 5G requirements
Solution Approach 1:
The LDPC code is segmented into multiple blocks where each block contains information bits and parity bits. The encoder processes information bits in units of K bits to generate N bits of code, dividing the coding process into manageable blocks that can be independently encoded and processed, thereby achieving high performance without excessive complexity
Solution Approach 2:
The LDPC code design provides multi-functionality by supporting a wide range of code rates (from 1/5 to 9/10) and block lengths through a unified code structure. This universal design allows the same encoding framework to adapt to different service types and channel conditions in 5G networks, improving reliability across diverse scenarios without requiring multiple specialized code designs
2Adaptability or versatility
If LDPC codes support large ranges of code rates and blocklengths, then adaptability improves, but description complexity increases
Solution Approach 1:
The code design achieves adaptability through parameter changes by systematically varying code rate and block length parameters within a unified LDPC framework. The encoder can adjust K (information bits per unit) and N (total code bits) parameters to generate different code rates and block lengths, allowing the system to adapt to different service requirements while maintaining a consistent code structure that limits description complexity
3Reliability
If fine incremental redundancy IR-HARQ extension is implemented, then error correction performance improves, but processing complexity increases
Solution Approach 1:
The encoder performs preliminary action by pre-calculating and organizing parity bits in a structured manner that enables incremental redundancy. Parity bits are generated and stored in units that can be systematically added to retransmissions, allowing the decoder to progressively improve error correction performance through incremental redundancy without requiring complex real-time processing during HARQ operations
4Productivity
If high parallelism is introduced for high throughput, then productivity improves, but device complexity increases
Solution Approach 1:
The encoding process is segmented into independent units that can be processed in parallel. Information bits are divided into groups that can be encoded simultaneously, and the structured parity bit generation allows multiple encoding operations to proceed concurrently, achieving high throughput through parallelism while keeping individual processing units relatively simple
Data Source
AI summary
Certain aspects of the present disclosure generally relate to techniques for puncturing of structured low-density parity-check (LDPC) codes. Certain aspects of the present disclosure generally relate to methods and apparatus for a high-performance, flexible, and compact LDPC code. Certain aspects can enable LDPC code designs to support large ranges of rates, blocklengths, and granularity, while being capable of fine incremental redundancy hybrid automatic repeat request (IR-HARQ) extension while maintaining good floor performance, a high-level of parallelism to deliver high throughout performance, and a low description complexity.