Light Emission Driver Synchronization Without a Common Clock

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional light emitting element driving devices require a common clock signal to operate in synchronization, leading to increased size and cost due to the need for additional ports for clock signal feeding.

Innovation Solution

A light emitting element driving device that operates in synchronization with other devices without a common clock signal, utilizing a receiver to detect a communication signal and generate a reference signal for timing control, allowing synchronization through a communication line.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a common clock signal is fed to multiple light emitting element driving devices to operate them in synchronization, then the light emitting system operates with the desired light emission pattern, but the size and cost of each light emitting element driving device increases due to the need for additional ports

Engineering Contradiction:
Improvesynchronization of light emission patternVSAvoidnumber of ports
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts the clock signal function from a separate common clock input and integrates it into the data communication signal itself. The start bit of the UART communication signal serves as the clock reference, eliminating the need for a dedicated clock port while maintaining synchronization across multiple devices.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The communication line is made multi-functional by using it to transmit both data information and clock timing signals. The UART communication signal simultaneously carries dimming control data and provides the timing reference for synchronized operation, eliminating the need for separate clock ports.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If a common clock signal is fed to multiple light emitting element driving devices to operate them in synchronization, then the light emitting system operates with the desired light emission pattern, but the cost of the light emitting element driving device increases

Engineering Contradiction:
Improvesynchronization of light emission patternVSAvoidcost of device
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent removes the separate clock signal input port and its associated circuitry from the device design. The clock function is extracted and embedded within the existing UART communication interface, reducing component count and manufacturing cost while maintaining synchronization capability.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The UART communication interface is designed to serve dual purposes: transmitting control data and providing clock timing signals. This multi-functionality reduces the need for additional hardware components, thereby lowering manufacturing costs while ensuring synchronized operation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12193129B2Light emitting element driving device
Publication Date: 2025.01.07 ROHM CO LTD
  • US12193129B2 patent drawing
  • US12193129B2 patent drawing
  • US12193129B2 patent drawing

AI summary

A light emitting element driving device includes a receiver that receives a predetermined communication signal transmitted across a communication line, a generator that generates a reference signal based on the start time point of a start bit in the predetermined communication signal, and a determiner that determines, based on the reference signal, the timing of switching a light emitting element from extinction to lighting. The predetermined communication signal is a signal in which the start bit with a first logic level is transmitted at a prescribed period from a transmitter and in which the data bits succeeding each start bit do not have a second logic level a predetermined number of times or more consecutively.