Light-Emitting Display Pixel Layout With Staggered Drive Gates
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing light-emitting apparatuses face challenges in arranging transistors within a smaller area due to the miniaturization of pixels, with Japanese Patent Laid-Open No. 2022-16421 not addressing the arrangement of transistors effectively.
Innovation Solution
The light-emitting apparatus is designed with a configuration where the gates of drive transistors are arranged non-overlapping in a staggered pattern between adjacent pixels, ensuring a sufficient distance between them, allowing for dense pixel drive circuit arrangement within a small area, thereby suppressing variations caused by manufacturing processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If pixels are miniaturized to achieve higher definition, then the display resolution is improved, but the area available for arranging transistors is reduced
Solution Approach 1:
The patent transitions from a conventional linear arrangement of transistors to a two-dimensional staggered grid pattern. Drive transistors and write transistors are positioned in alternating diagonal sequences, effectively utilizing both horizontal and vertical dimensions to pack more transistors into the limited pixel area while maintaining sufficient spacing for electrical connections and manufacturing tolerance.
Solution Approach 2:
The patent employs asymmetric positioning where drive transistors and write transistors are not uniformly distributed but rather arranged in a specific staggered pattern. This asymmetric arrangement optimizes the spatial relationship between transistors of different types, allowing the drive transistor gate to be positioned closer to the light-emitting element while write transistors are positioned to minimize overlap with adjacent pixels, thereby reducing the overall area required.
2Area of stationary object
If transistors are arranged densely to reduce area, then the device size is reduced, but manufacturing variations increase
Solution Approach 1:
The patent applies different spatial spacing rules to different transistor types based on their functional requirements. Drive transistors, which directly control the light-emitting element, are positioned with optimized spacing to minimize capacitance effects and ensure stable operation. Write transistors, which are used less frequently, can tolerate closer spacing. This localized optimization of spacing quality allows dense overall arrangement while maintaining manufacturing precision where it matters most.
Solution Approach 2:
The patent segments the transistor arrangement into distinct functional zones within each pixel - a drive transistor region closer to the light-emitting element and a write transistor region positioned to minimize interference with adjacent pixels. This segmentation allows each zone to be optimized independently for its specific function while contributing to the overall compact layout, thereby reducing total device area without compromising manufacturing precision.
Data Source
AI summary
A light-emitting apparatus according to an aspect of the embodiments is configured such that the gates of the drive transistors of adjacent subpixels are arranged so as not to overlap in a first direction, and in subpixels adjacent to the subpixels in a second direction, the gates of the drive transistors are arranged so as not to overlap in the first direction.