Limiting Amplifier Topology for High-Bandwidth Low-Power Gain

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional high-speed limiting amplifiers for optical communication face challenges with high power dissipation, low gain, and limited bandwidth, particularly in CMOS technology, which hinders efficient data transmission at high speeds.

Innovation Solution

A limiting amplifier design incorporating a cascaded distributed amplifier structure with LC-ladder low pass filters, Butterworth filter architecture, and an output buffer with a Cherry-Hooper amplifier and negative feedback architecture, optimized for low power consumption and high gain-bandwidth product.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If conventional Cherry-Hopper amplifiers are used in hetrojunction bipolar technology, then data rate of 40 Gb/s can be achieved, but power dissipation becomes prohibitive

Engineering Contradiction:
Improvedata rateVSAvoidpower dissipation
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent replaces conventional Cherry-Hopper amplifier topology with a cascaded distributed amplifier structure using LC-ladder low pass filters. This substitution achieves 35 Gb/s data transmission with significantly reduced power consumption by utilizing a different architectural approach that avoids the high power dissipation inherent in traditional Cherry-Hopper designs while maintaining high-speed performance

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Speed

If wideband amplifier with inductive peaking is used in CMOS technology, then bandwidth is improved, but gain remains insufficient

Engineering Contradiction:
ImprovebandwidthVSAvoidgain
Core Design Contradiction:
SpeedVSPower

Solution Approach 1:

The patent merges distributed amplifier topology with LC-ladder low pass filter structures to create a cascaded distributed amplifier that simultaneously achieves wide bandwidth and high gain. The combination of multiple amplifier stages with carefully designed LC filters provides both the bandwidth necessary for high-speed operation and the gain required to amplify weak optical signals, resolving the trade-off between bandwidth and gain in CMOS technology

Inventive Principle:
Principle #5Merging (Combining)

3Speed

If distributed amplifier is used, then bandwidth is good, but gain is low

Engineering Contradiction:
ImprovebandwidthVSAvoidgain
Core Design Contradiction:
SpeedVSPower

Solution Approach 1:

The patent segments the amplifier into multiple cascaded stages, each contributing to the overall gain while maintaining the wide bandwidth characteristics of distributed amplifiers. By dividing the amplification function across several identical gain stages with LC-ladder low pass filters, the system achieves cumulative gain enhancement without sacrificing the broadband performance inherent in distributed amplifier architecture

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS7636003B2Limiting amplifiers
Publication Date: 2009.12.22 MEDIATEK INC
  • US7636003B2 patent drawing
  • US7636003B2 patent drawing
  • US7636003B2 patent drawing

AI summary

A limiting amplifier with an input stage with dc offset cancellation, identical gain stages, an output buffer and a feedback filter. The input stage receives a differential input signal and outputs a first intermediate differential signal. The gain stages are cascaded to amplify the first intermediate differential signal and generate a second intermediate differential signal, amplified by the output buffer to produce an output signal. The feedback filter provides a dc offset voltage of the output signal to the input stage for the dc offset cancellation. The input stage comprises a resistor network coupled between a pair of input nodes and a power line and comprising a common resistor, a pair of load resistors and a shunt resistor. The load resistors share a common terminal connected to the common resistor that is connected to the power line. The shunt resistor has two terminals respectively connected to the load resistors.