Line Card Clock Recovery Loop for Gain Peaking Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In multi-loop PLL systems, gain peaking occurs due to the placement of a phase locked loop inside the feedback loop of another, leading to undesirable transfer function changes and potential excessive gain, which complicates timing recovery and requires complex data interfaces between timing and line cards.
Innovation Solution
A modified type II phase locked loop with an additional differential path in parallel to the proportional and integral paths is introduced, compensating for gain peaking by ensuring the overall transfer function resembles that of a single second-order phase locked loop, thereby eliminating gain peaking and simplifying the interface between timing and line cards.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a phase locked loop is placed inside the feedback loop of another phase locked loop in a multi-loop configuration, then timing recovery flexibility and clock signal distribution capability are improved, but gain peaking occurs and transfer function control becomes complex
Solution Approach 1:
The patent modifies the loop filter parameters and transfer function characteristics of the inner PLL to compensate for the interaction effects in the multi-loop configuration. By adjusting the loop bandwidth, damping factor, and filter coefficients, the system achieves stable timing recovery without excessive gain peaking, resolving the contradiction between flexibility and control complexity.
2Measurement precision
If a clock recovery module is integrated on the line card, then timing synchronization performance is improved, but the system requires complex data interfaces between timing and line cards
Solution Approach 1:
The patent integrates the clock recovery module directly on the line card, merging the timing recovery function with the physical interface layer. This integration eliminates the need for complex data interfaces between separate timing and line cards, as the clock recovery operates locally using only the received timing packets, thus resolving the contradiction between synchronization performance and interface complexity.
3Productivity
If multiple phase locked loops are used in a cascaded configuration, then clock signal distribution and timing recovery capability are enhanced, but gain peaking occurs and system stability deteriorates
Solution Approach 1:
The patent employs feedback mechanisms where the output of the inner PLL is fed back to adjust the operation of the outer PLL, and vice versa. This cross-feedback allows the system to maintain stability by dynamically adjusting loop parameters based on the actual operating conditions, preventing gain peaking while preserving the enhanced clock distribution capability provided by the multi-loop configuration.
Data Source
AI summary
A network interface for recovering timing information over packet networks has line card at the edge of a local network and a timing card separate from the line card. A physical interface time-stamps incoming timing packets based on smoothed recovered clock signals. A clock recovery module on the line card generates timing signals from the time-stamped incoming timing packets. A first phase locked generates raw clock signals from the timing signals. A second phase locked loop on the timing card generates the smoothed clock signals from said raw clock signals and applies them to the clock recovery module on the line card.