Line-Encoded Data Stream Reconfiguration for Low-Latency Filtering

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing systems for modifying line encoded data streams face challenges in minimizing latency and ensuring low latency communication, which is crucial for applications like financial trading and networked gaming, while also maintaining data confidentiality and avoiding communication errors during reconfiguration.

Innovation Solution

A system comprising a deserializer, serializer, and reconfigurable circuitry that synchronizes and filters line encoded data streams with minimal latency by generating and synchronizing raw parallel data streams, allowing for trigger-condition-based reconfiguration without the need for inline packet decoding logic, thus preventing communication errors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If inline packet decoding logic is used to filter and modify data streams, then data modification capability is improved, but communication latency increases

Engineering Contradiction:
Improvedata modification capabilityVSAvoidcommunication latency
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The system segments the data stream processing by separating the high-speed passthrough path from the filtering/modification function. The deserializer outputs raw parallel data that can be directly serialized and transmitted with minimal latency, while the filter operates on synchronized copies of the data stream, allowing modification without blocking the main data path.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a synchronized parallel data stream as an intermediary. This intermediary stream is generated from the original data stream through synchronization logic, allowing the filter to operate on this copy without affecting the timing-critical main data path. The intermediary enables data modification capability while preserving low-latency transmission.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If reconfiguration of circuitry is performed to filter data streams, then filtering capability is improved, but communication errors may occur during reconfiguration

Engineering Contradiction:
Improvefiltering capabilityVSAvoidcommunication error free transmission
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The system performs preliminary synchronization to generate the parallel data stream before filtering operations are needed. By pre-establishing the synchronized data path and ensuring it is ready and stable before reconfiguration triggers filtering, the system avoids communication errors that would occur if reconfiguration happened during active data transmission without proper synchronization.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements dynamic reconfiguration capability where the circuitry can switch between different filtering states based on trigger conditions. The reconfigurable logic allows the system to adapt its filtering behavior in real-time while maintaining reliable transmission by using the synchronized parallel stream that is independent of the main data path timing.

Inventive Principle:
Principle #15Dynamics

3Reliability

If data streams are processed and modified, then data confidentiality and integrity are improved, but system complexity increases

Engineering Contradiction:
Improvedata integrityVSAvoidsystem complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The system achieves multi-functionality by using the same synchronized parallel data stream for both filtering operations and integrity verification. The deserializer, serializer, and synchronization logic serve multiple purposes: enabling low-latency transmission, supporting filtering capabilities, and ensuring data integrity. This universal approach improves reliability without proportionally increasing complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentEP3335320B1A system and a method for a line encoded data stream
Publication Date: 2021.09.29 ARISTA NETWORKS INC
  • EP3335320B1 patent drawingFigure 1
  • EP3335320B1 patent drawingFigure 2
  • EP3335320B1 patent drawingFigure 3

AI summary

Disclosed herein is a system (10). The system (10) receives a line encoded data stream (12) from a source (14). The system (10) has a de-serialiser (16) for de-serialising the line encoded data stream (12) to generate a raw parallel data stream (18). The system (10) has a serialiser (28) for serialising the raw parallel data stream (18). The system (10) has a parallel data generator (20) configured to generate another raw parallel data stream (22). The system (10) has reconfigurable circuitry (24) for communicating raw parallel data stream (18) to the serialiser (28) in a configuration and communicating the other parallel data stream (22) in another configuration.