Livelock Recovery Circuit for Processor State Transition

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuits, such as processors, often experience livelock conditions due to dependencies and race conditions between input events and internal state computations, leading to infinite cycling through states without exiting, which can be caused by design flaws or malicious code, and existing methods struggle to detect and recover from such situations effectively.

Innovation Solution

The implementation of livelock recovery circuits that include detection logic to identify when a processor illegally repeats an instruction, indicating livelock, and transition logic to force the processor to a known safe state, such as an idle or post-reset state, to recover from livelock conditions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the processor continuously executes instructions based on internal state computations, then processing capability and responsiveness are improved, but the system may enter livelock conditions causing infinite cycling through states

Engineering Contradiction:
Improveprocessing capabilityVSAvoidsystem stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The livelock recovery circuit implements feedback by monitoring the sequence of instructions executed by the processor and comparing current instruction addresses with previously executed addresses. When a repetition is detected, the system triggers a recovery mechanism that transitions the processor to a safe state, thereby preventing infinite cycling while maintaining normal processing operation.

Inventive Principle:
Principle #23Feedback

2Reliability

If detection logic is added to monitor control signals for livelock detection, then system reliability is improved, but device complexity increases

Engineering Contradiction:
Improvelivelock detection capabilityVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The livelock recovery circuit is segmented into distinct functional components: a storage element for holding previous instruction addresses, comparison logic for detecting repetitions, and control logic for triggering recovery. This segmentation allows each component to perform a specific function with simple circuitry, reducing overall complexity while maintaining effective livelock detection capability.

Inventive Principle:
Principle #1Segmentation

3Reliability

If the processor transitions to a safe state upon detecting livelock, then system reliability is improved, but productivity decreases due to interruption of processing

Engineering Contradiction:
Improverecovery from livelockVSAvoidprocessing continuity
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system performs preliminary action by detecting livelock conditions early through continuous monitoring of instruction sequences. By identifying repetitions before they cause extended system failure, the recovery mechanism can transition to a safe state promptly, minimizing the duration of processing interruption and allowing faster return to normal operation.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11847456B2Livelock recovery circuit for detecting illegal repetition of an instruction and transitioning to a known state
Publication Date: 2023.12.19 IMAGINATION TECH LTD
  • US11847456B2 patent drawing
  • US11847456B2 patent drawing
  • US11847456B2 patent drawing

AI summary

Livelock recovery circuits configured to detect livelock in a processor, and cause the processor to transition to a known safe state when livelock is detected. The livelock recovery circuits include detection logic configured to detect that the processor is in livelock when the processor has illegally repeated an instruction; and transition logic configured to cause the processor to transition to a safe state when livelock has been detected by the detection logic.