Variable Capacitor Tuning in LNAs for Better Linearity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Low-noise amplifiers (LNAs) face a common trade-off between efficiency and linearity, where improving linearity often compromises efficiency, and existing designs struggle to balance these performance indicators effectively.

Innovation Solution

The use of back gate-controlled variable capacitors, such as metal-oxide semiconductor (MOS) capacitors, is introduced to adjust the gate-to-drain capacitance in LNAs, allowing for improved linearity by either reducing or increasing this capacitance depending on the amplifier structure, either in cross-coupled or non-cross-coupled configurations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If linearity is improved in LNA design, then distortion and interference are reduced, but efficiency is compromised

Engineering Contradiction:
ImprovelinearityVSAvoidefficiency
Core Design Contradiction:
Manufacturing precisionVSLoss of energy

Solution Approach 1:

The patent implements dynamic adjustment of gate-to-drain capacitance through variable capacitors that can be tuned based on operating conditions. This allows the LNA to adapt its linearity characteristics dynamically, optimizing performance for different signal levels and frequency ranges without sacrificing efficiency across all operating points.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the capacitance parameter of the gate-to-drain capacitor to optimize linearity. By adjusting the capacitance value through variable capacitors, the circuit can minimize nonlinear current components under different operating conditions, thereby improving linearity without permanently compromising efficiency.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If gate-to-drain capacitance is reduced to improve linearity, then nonlinear current components are minimized, but amplifier gain and bandwidth are affected

Engineering Contradiction:
ImprovelinearityVSAvoidamplifier gain
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The variable capacitors enable dynamic control of gate-to-drain capacitance, allowing the circuit to optimize linearity when needed while maintaining sufficient gain and bandwidth for normal operation. The capacitance can be adjusted based on the operating mode to balance these competing requirements.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

By changing the capacitance parameter dynamically rather than using a fixed value, the patent can minimize nonlinear current components when linearity is critical while maintaining appropriate gain and bandwidth for overall amplifier performance.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances the linearity of LNAs by minimizing nonlinear current components, thereby reducing distortion and interference, while allowing for adjustable capacitance to optimize performance based on specific amplifier structures.

Implementation Method 1

The variable capacitors can be, in one example metal-oxide semiconductor (MOS) transistors having back gates connected to the voltage bias sources. The capacitances of the variable capacitors are controlled by the voltage bias sources.

Methodology Applied
Scientific EffectCapacitance control through back gate voltage: Capacitance

Data Source

PatentUS11211909B2Adjustable capacitors to improve linearity of low noise amplifier
Publication Date: 2021.12.28 GLOBALFOUNDRIES US INC
  • US11211909B2 patent drawing
  • US11211909B2 patent drawing
  • US11211909B2 patent drawing

AI summary

An amplifier includes an input transistor pair connected to amplifier input nodes, a complementary transistor pair connected to a common bias, amplifier output nodes connected to the input transistor pair and the complementary transistor pair, and variable capacitors connected between the complementary transistor pair and the amplifier output nodes.