Local Column Select Lines for Memory Array Timing Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory systems face challenges in achieving precise control over internal operation and timing due to electrical loading issues in signal lines, leading to increased access times and power consumption, while also requiring a smaller form factor.
Innovation Solution
The proposed memory array architecture rearranges column select lines to be shorter and coupled to sense amplifiers within each section, reducing electrical loading and allowing for more precise timing control, and shares LIO pairs among memory sections to minimize the number of sense amplifiers activated during read operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If column select lines are extended to cover the entire memory array, then all memory sections can be accessed, but electrical loading increases and timing precision deteriorates
Solution Approach 1:
The memory array is divided into multiple sections, each with its own local column select lines and sense amplifiers. This segmentation allows each section to be independently controlled with shorter select lines, maintaining timing precision while covering the entire memory array through coordinated section activation.
Solution Approach 2:
The patent introduces a hierarchical control structure where column select lines operate at both the section level (local) and array level (global). This dimensional approach allows simultaneous optimization of local timing precision and global memory coverage by operating on different spatial scales.
2Speed
If more sense amplifiers are activated to increase data retrieval speed, then access time decreases, but power consumption increases
Solution Approach 1:
Each memory section is equipped with its own sense amplifiers that are locally activated based on the specific data access requirements. This local quality approach ensures that only the necessary sense amplifiers are activated for each operation, optimizing the balance between retrieval speed and power consumption by avoiding unnecessary activation of distant sense amplifiers.
3Ease of manufacture
If signal lines are made longer to connect distant memory sections, then layout flexibility increases, but signal response deterioration and delay increase
Solution Approach 1:
The memory array is divided into multiple sections, each with its own local column select lines and sense amplifiers. This segmentation allows each section to be independently controlled with shorter select lines, maintaining timing precision while covering the entire memory array through coordinated section activation.
4Reliability
If the memory array uses worst-case timing for all operations, then reliability is ensured, but access time increases
Solution Approach 1:
Each memory section is equipped with its own sense amplifiers that are locally activated based on the specific data access requirements. This local quality approach ensures that only the necessary sense amplifiers are activated for each operation, optimizing the balance between retrieval speed and power consumption by avoiding unnecessary activation of distant sense amplifiers.
Data Source
AI summary
A memory architecture for an array of memory cells having a plurality of sections of memory and a plurality of regions disposed between the plurality of sections of memory. Each section of memory having a plurality of memory cells arranged in rows and columns of memory and a plurality of sense amplifiers located in each of the plurality of regions. The sense amplifiers coupled to a respective column of memory. A plurality of column select lines are located in each of the plurality of regions with each column select line coupled to a group of column select switches associated with a section of memory to activate the respective column select switches.