Local Service Controller for I2C Bus Conflict Resolution

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-density computer systems, particularly in telecommunications, face challenges in maintaining high reliability and minimizing firmware or software errors such as memory allocation errors and conflicts, which can lead to system instability and conflicts when multiple entities access shared resources like the I2C bus.

Innovation Solution

The implementation of a local service controller with exclusive access to the I2C interface and a jointly addressable memory space, providing a write-through cache and data structure for I2C devices, allows for controlled access and conflict resolution, ensuring reliable operation by mirroring I2C bus data into SRAM and managing write permissions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multiple entities directly access the I2C bus, then access flexibility is improved, but bus conflicts and system reliability deteriorate

Engineering Contradiction:
Improveaccess flexibilityVSAvoidsystem reliability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent introduces a local service controller as an intermediary between multiple entities and the I2C bus. This controller manages all I2C bus transactions exclusively, preventing direct access by multiple entities that would cause conflicts. The intermediary maintains a data structure in shared memory that reflects the current state of I2C devices, allowing entities to access this data without directly accessing the bus, thus maintaining reliability while providing access flexibility.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Ease of operation

If direct polling is used to access I2C device status, then access simplicity is improved, but access latency and performance deteriorate

Engineering Contradiction:
Improveaccess simplicityVSAvoidaccess latency
Core Design Contradiction:
Ease of operationVSLoss of time

Solution Approach 1:

The local service controller performs preliminary actions by continuously monitoring and updating the data structure in shared memory to reflect the current state of I2C devices. This preliminary updating eliminates the need for entities to perform repeated polling operations, as the state information is already prepared and available in shared memory when needed, significantly reducing access latency while maintaining operational simplicity.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If exclusive access control is implemented, then bus conflict prevention is improved, but access speed and productivity deteriorate

Engineering Contradiction:
Improvebus conflict preventionVSAvoidaccess speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent creates a copy of the I2C device state information in a data structure within shared memory, maintained by the local service controller. Multiple entities can access this copied state information simultaneously without causing bus conflicts, as they are reading from memory rather than accessing the I2C bus directly. This copying mechanism maintains exclusive control over the actual bus while enabling parallel access to state information, thus preserving both reliability and productivity.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS7962721B1Method and apparatus for management of bus transactions relating to shared resources
Publication Date: 2011.06.14 ORACLE AMERICAN INC
  • US7962721B1 patent drawing
  • US7962721B1 patent drawing
  • US7962721B1 patent drawing

AI summary

There is provided an information processing apparatus. The apparatus comprises: a processor; at least one I2C device; and a processor support chip. The processor support chip comprises a local service controller and a jointly addressable memory space and has an interface to the processor for the transfer of information therebetween. The processor support chip also has an interface for communication with a service processor; and an I2C interface for communication with the at least one I2C device. The local service controller has exclusive read and write access to the I2C interface; and is operable to maintain a data structure indicating a current value associated with the I2C device in the jointly addressable memory space for access by the processor and the service processor.