Logic Circuit Feedback Switching for Low-Frequency Flip-Flop Operation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Dynamic flip-flops and latches in chip processors are limited by minimum operating frequency requirements, making them difficult to adapt to both high-performance and power-saving modes due to device electric leakage and the use of low electric leakage devices that are slower than low threshold devices.

Innovation Solution

A circuit unit with a feedback stage that includes a three-state gate or transmission gate, controlled by clock and enable signals, allowing the circuit to switch between high impedance and feedback states to manage node potential during different operating modes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by stationary object

If dynamic flip-flops and latches are used to simplify circuit structure and reduce power consumption, then chip area and power consumption are reduced, but the circuit is limited to a minimum operating frequency due to device electric leakage

Engineering Contradiction:
Improvepower consumptionVSAvoidoperating frequency range
Core Design Contradiction:
Use of energy by stationary objectVSAdaptability or versatility

Solution Approach 1:

The patent applies dynamics by making the feedback circuit configurable rather than fixed. The feedback path can be dynamically enabled or disabled based on operating conditions, allowing the circuit to adapt between high-frequency dynamic mode and low-frequency static mode, thus resolving the frequency range limitation while maintaining power efficiency

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the operational parameters of the flip-flop by introducing a control signal that switches between two operating states: one with feedback enabled for low-frequency operation and another with feedback disabled for high-frequency operation. This parameter change allows the circuit to overcome the minimum frequency constraint

Inventive Principle:
Principle #35Parameter changes

2Reliability

If low electric leakage devices are used to prevent device leakage from affecting node voltage, then voltage stability is improved, but the devices are slower and affect the speed of flip-flops and latches

Engineering Contradiction:
Improvevoltage stabilityVSAvoidoperating speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The patent uses dynamic switching to enable low-threshold devices in the feedback path only when needed for voltage stability at low frequencies. During high-frequency operation, the feedback is disabled, allowing the circuit to use faster devices without compromising voltage stability, thus resolving the speed-stability trade-off

Inventive Principle:
Principle #15Dynamics

3Reliability

If feedback circuit is added to maintain node voltage state, then voltage stability is improved, but circuit structure becomes more complex

Engineering Contradiction:
Improvevoltage stabilityVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent achieves multi-functionality by designing the feedback circuit to serve dual purposes: maintaining voltage stability during low-frequency operation and being seamlessly integrable during high-frequency operation when disabled. This universal design minimizes the impact on circuit complexity while providing voltage stability when needed

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12574032B2Circuit unit, logic circuit, processor, and computing apparatus
Publication Date: 2026.03.10 SHENZHEN MICROBT ELECTRONICS TECH CO LTD
  • US12574032B2 patent drawing
  • US12574032B2 patent drawing
  • US12574032B2 patent drawing

AI summary

The present disclosure relates to a circuit unit, a logic circuit, a processor, and a computing apparatus. A circuit unit is provided, including: an output terminal (OUT); an output stage (105), configured to provide an output signal to the output terminal; a first node (A), to which an input of the output stage is connected; and a feedback stage (107) that receives the output signal at the output terminal and selectively provides feedback to the node. A logic circuit is further provided, including an input stage that receives a signal input, and the circuit unit. The first node receives a signal based on an output of the input stage.