Logic Synthesis Cross-Boundary Register Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing logic synthesis methods face challenges in efficiently handling the increasing complexity of integrated circuit designs, particularly in detecting and optimizing constant, equal, or opposite registers and ports across hierarchy boundaries, leading to suboptimal power, performance, and area optimizations.
Innovation Solution
A method and apparatus for logic synthesis that includes detecting constant, equal, or opposite registers and ports by analyzing logic across hierarchy boundaries, using SAT-based self-sufficient techniques to identify and optimize these objects early in the synthesis flow, thereby reducing processor utilization and improving PPA.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional logic synthesis methods are used without cross-boundary detection, then the synthesis process is simpler and faster, but constant, equal, or opposite registers and ports cannot be detected, leading to suboptimal power, performance, and area optimizations
Solution Approach 1:
The invention segments the detection process into two distinct phases: intra-hierarchy boundary detection (within individual modules) and inter-hierarchy boundary detection (across module boundaries). This segmentation allows the complex detection task to be divided into manageable components, where each phase handles specific types of register and port relationships, thereby improving detection completeness without overwhelming the synthesis process
Solution Approach 2:
The invention performs preliminary detection and optimization of constant, equal, and opposite registers and ports during the logic synthesis phase, before implementation. By identifying and optimizing these relationships early in the design flow, the system achieves better power, performance, and area outcomes without adding complexity to later stages of the design process
2Reliability
If comprehensive detection of constant, equal, or opposite registers and ports is performed across hierarchy boundaries, then optimization quality improves, but processor utilization increases and runtime efficiency decreases
Solution Approach 1:
The invention applies different detection strategies and optimization techniques to different types of registers and ports based on their specific characteristics and locations within the hierarchy. Rather than applying a uniform detection approach throughout, the system tailors its analysis to local conditions, focusing computational resources on areas where they will have the greatest impact on optimization quality
Solution Approach 2:
The invention implements a multi-pass detection approach where critical constant, equal, and opposite relationships are identified and optimized in early passes, with less aggressive analysis in subsequent passes. This partial action strategy ensures that the most significant optimization opportunities are captured while avoiding the full computational cost of exhaustive analysis across all possible register and port combinations
Data Source
AI summary
Certain aspects are directed to apparatus and methods for logic synthesis. One example method generally includes: receiving a logic design including a representation of a plurality of registers and ports; detecting one or more constant, equal, or opposite registers or ports of the plurality of registers and ports by analyzing logic across a hierarchy boundary identified for the logic synthesis; and generating a netlist by modifying the logic based on the detection.