Programmable Logic Virtualization for Low-Latency Persona Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Partial reconfiguration in programmable logic devices introduces latency, which is undesirable for applications that frequently switch between different logic designs, as it requires significant programming time even for rapid reconfiguration.

Innovation Solution

A larger integrated circuit device with a programmable logic fabric is used to emulate a virtual smaller device, allowing multiple personas to be programmed in separate partitions, enabling faster switching between them by leveraging the additional resources of the larger device.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If partial reconfiguration is used to switch personas in a programmable logic device, then the device can be reconfigured during runtime, but latency is introduced due to the programming time required

Engineering Contradiction:
Improvepersona switching capabilityVSAvoidreconfiguration latency
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by pre-programming multiple personas into different partitions of the programmable logic fabric before runtime. When a persona switch is needed, the system can immediately switch to a pre-prepared persona in another partition without undergoing the full programming process again, thus reducing reconfiguration latency while maintaining adaptability.

Inventive Principle:
Principle #10Preliminary action

2Quantity of substance

If a smaller programmable logic device is used, then resource consumption is reduced, but partial reconfiguration latency remains significant relative to the device size

Engineering Contradiction:
Improvedevice resource consumptionVSAvoidpartial reconfiguration latency
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The patent applies segmentation by dividing the programmable logic fabric into multiple partitions, each capable of holding a different persona. This segmentation allows the system to maintain a smaller overall device footprint while still providing multiple pre-configured personas that can be switched between rapidly, reducing the relative impact of reconfiguration latency.

Inventive Principle:
Principle #1Segmentation

3Speed

If multiple personas are programmed into separate partitions of a larger device, then switching between personas becomes faster, but device complexity increases

Engineering Contradiction:
Improvepersona switching speedVSAvoidpartition management complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent applies universality by designing each partition to have the same structural characteristics and persona-capable logic elements. This universal design across partitions simplifies the management complexity despite having multiple partitions, as each partition can be treated similarly by the configuration system while still enabling fast persona switching through the multi-functional capability of the fabric.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11804844B2Programmable logic device virtualization
Publication Date: 2023.10.31 ALTERA CORP
  • US11804844B2 patent drawing
  • US11804844B2 patent drawing
  • US11804844B2 patent drawing

AI summary

A device includes a programmable logic fabric. The programmable logic fabric includes a first area, wherein a first persona is configured to be programmed in the first area. The programmable logic fabric also includes a second area, wherein a second persona is configured to be programmed in the second area in a second persona programming time. The device is configured to be controlled by a host to switch from running the first persona to running the second persona in a time less than the second persona programming time.