Look Ahead Decision Equalizer for High-Speed PAM Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Traditional decision feedback equalizers (DFEs) face challenges in high-speed communication systems due to stringent timing requirements and noise amplification, making them difficult to implement effectively at bitrates above 28 Gbit/s.
Innovation Solution
A look ahead decision equalizer estimates multiple symbol values based on all possible values of the immediately preceding symbol in parallel, selecting the actual value to use for subsequent symbol estimation, decoupling estimation from equalization and allowing parallel processing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional decision feedback equalizers are used for signal equalization, then equalization can be performed with sequential processing, but timing constraints become stringent and noise amplification occurs at high bitrates
Solution Approach 1:
The patent segments the equalization process into multiple parallel paths, each handling a different possible value of the preceding symbol. Instead of sequentially processing one symbol at a time, the system divides the estimation task into parallel segments that can be processed simultaneously, thereby reducing timing constraints and enabling operation at higher bitrates.
Solution Approach 2:
The patent performs preliminary estimation of multiple possible symbol values before the actual symbol value is known. By pre-calculating estimated values for all possible preceding symbol states and storing them, the system eliminates the need for sequential waiting and enables parallel processing, thus resolving the timing constraint issue.
2Productivity
If traditional decision feedback equalizers are used for signal equalization, then sequential processing can be implemented, but noise amplification occurs at bitrates above 28 Gbit/s
Solution Approach 1:
The patent introduces an intermediary memory structure that stores pre-calculated estimated values for all possible symbol states. This intermediary storage mechanism allows the system to retrieve pre-computed values without performing real-time sequential calculations, thereby enabling high processing speeds while avoiding the noise amplification that occurs in traditional sequential DFE implementations at high bitrates.
3Loss of time
If parallel processing is implemented for symbol estimation, then timing constraints are alleviated, but device complexity increases due to multiple estimation paths
Solution Approach 1:
The patent employs universal computational blocks that can handle multiple symbol value estimations. By designing estimation units that are functionally identical and can be replicated for different symbol states, the system achieves parallel processing capability while maintaining modular architecture. This universality reduces the overall complexity compared to designing entirely separate processing paths for each symbol state.
Data Source
AI summary
Embodiments are disclosed for equalizing a pulse amplitude modulation signal for a receiver in a communication system. An example method includes receiving an electronic signal. The electronic signal encodes a plurality of symbols in a number of amplitude levels in a plurality of pulses in the electronic signal. The example method further includes estimating multiple symbol values using all possible values of an immediately preceding symbol for each symbol in the electronic signal. Each estimated symbol value is determined using one of the possible values of the immediately preceding symbol. The example method further includes receiving an actual value of the immediately preceding symbol and selecting an actual estimated symbol value from the multiple symbol values based on the actual value of the immediately preceding symbol. The actual estimated symbol value may be used as the actual value for selecting an estimated symbol value of an immediately subsequent symbol.