Loop FET Cell Layout for Compact MMIC Transmission Lines
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing Field Effect Transistors (FETs) have limitations in their layout and connectivity, which affect the efficiency and size of Monolithic Microwave Integrated Circuits (MMICs), particularly in high-frequency applications.
Innovation Solution
The proposed FET layout features a circular configuration of FET cells with gate electrodes extending radially from a central gate pad, source and drain pads arranged in a circular ring, and electrically conductive vias connecting the contacts through the substrate, forming both coplanar waveguide and quasi-coaxial transmission lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If FET cells are stacked in a linear array configuration, then the connectivity and transmission line characteristics are simplified, but the linear dimension size of the MMIC increases
Solution Approach 1:
The patent applies circular geometry to arrange FET cells in a ring configuration around a central gate contact, replacing the traditional linear array. This curved arrangement reduces the overall MMIC footprint while maintaining electrical connectivity through the circular layout of source and drain contacts around the center gate.
Solution Approach 2:
The invention transitions from a one-dimensional linear array to a two-dimensional circular arrangement. FET cells are positioned circumferentially around a central gate contact, utilizing radial and tangential dimensions to optimize space utilization and reduce the linear dimension size of the MMIC.
2Area of stationary object
If FET cells are arranged in a circular loop configuration, then the MMIC size is reduced, but the connectivity and transmission line characteristics are affected
Solution Approach 1:
The patent implements a nested structure where FET cells are arranged in concentric circular patterns around a central gate contact. The source and drain contacts form circular rings that are nested around the central gate, creating a compact multi-layered configuration that maintains transmission line integrity while minimizing MMIC size.
Solution Approach 2:
The circular arrangement segments the FET cells into discrete units positioned at specific angular intervals around the gate contact. Each FET cell maintains its electrical connectivity through defined source and drain contact points on the circular rings, ensuring reliable transmission line characteristics while achieving compact size.
3Productivity
If conventional linear array layout is used, then the transmission line characteristics are maintained, but the efficiency and size of MMICs are limited
Solution Approach 1:
The patent employs circular geometry to arrange FET cells in a compact ring configuration, significantly reducing the linear dimension size of the MMIC compared to linear arrays. The curved circular layout optimizes space utilization while maintaining efficient electrical connectivity between gate, source, and drain contacts.
Solution Approach 2:
The invention utilizes two-dimensional circular arrangement with radial and tangential dimensions, transitioning from one-dimensional linear stacking. This dimensional change enables higher cell density and improved MMIC efficiency within a smaller footprint by optimizing the spatial distribution of FET cells around the central gate contact.
Data Source
Figure 1
Figure 2
Figure 3A
AI summary
A Field Effect Transistor (FET) having a plurality of FET cells having a plurality of source pads, a plurality of drain pads, and a plurality of gate electrodes disposed on a surface of a substrate; each one of the FET cells having a corresponding one of the gate electrodes disposed between one of the source pads and one of the drain pads. The FET includes; a gate contact connected to the gate electrode of each one of the FET cells; a drain contact connected to the drain pad of each one of the FET cells; and a source contact connected to source pad of each one of the FET cells. The cells are disposed in a loop configuration.