Loss-of-Signal Detection Circuit With Positive Feedback
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing LOS detectors in USB and eUSB2 systems have slow response times, leading to potential false detection triggers during normal signal transitions, which is incompatible with the requirement for fast response LOS detection without causing jitter or incorrect system functions.
Innovation Solution
A circuit design that includes differential comparators, positive feedback circuits, and logic circuits to determine the magnitude of differential signal lines, eliminating the need for signal filtering and achieving fast LOS detection within 2 UI, thereby reducing the possibility of false triggers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional signal filtering is used to prevent false triggers, then false detection triggers are reduced, but response time increases and system speed deteriorates
Solution Approach 1:
The patent applies positive feedback through cross-coupled inverters that create a regenerative effect. When the differential comparator detects a signal level change, the feedback mechanism rapidly amplifies this change through the inverter loop, enabling the circuit to achieve stable state within 2 UI without requiring traditional filtering. This feedback-based approach resolves the contradiction by providing both fast response and false trigger prevention through regenerative signal amplification rather than filtering.
2Speed
If fast response LOS detection is implemented, then response time improves, but false detection triggers increase during normal signal transitions
Solution Approach 1:
The patent implements local quality by creating asymmetric detection thresholds through the differential comparator configuration. The comparator compares differential signal levels against reference voltages that are locally optimized to distinguish between genuine LOS conditions and normal signal transitions. This localized threshold optimization at the comparator stage enables fast response while maintaining high reliability by preventing false triggers during normal operations.
3Reliability
If traditional filtering circuits are added to reduce false triggers, then detection accuracy improves, but circuit size and power consumption increase
Solution Approach 1:
The patent merges the filtering function into the core detection circuitry by using the differential comparator and cross-coupled inverter feedback loop as an integrated detection and filtering system. Instead of adding separate filtering components, the design combines signal comparison, threshold detection, and false trigger suppression into a unified circuit structure. This merging approach achieves detection accuracy equivalent to filtered systems while maintaining compact circuit size and low power consumption.
Data Source
AI summary
Aspects of the disclosure provide for a circuit. In some examples, the circuit includes a first inverter coupled between first and second nodes, a second inverter coupled between third and fourth nodes, and a first logic circuit having a first input coupled to the second node, a second input coupled to the fourth node, and an output, a first positive feedback circuit coupled between the first and third nodes and having a control input. The first positive feedback circuit comprises a first switch coupled between the first and fifth nodes and having a control input, a second switch coupled between the third and sixth nodes and having a control input, a third inverter having an input coupled to the sixth node and an output coupled to the fifth node, and a fourth inverter having an input coupled to the fifth node and an output coupled to the sixth node.


