Low-Current Input Buffer Using D-Mode Feedback Transistors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional GaAs logic circuits require high input drive currents and occupy significant chip area due to the use of large resistors, making them incompatible with low-current input buffers and CMOS levels.
Innovation Solution
A low-current input buffer is designed using a current-limited differential entry stage with E-mode and D-mode transistors, incorporating current limiters and a current source, compatible with GaAs technology, which includes a current-limited transistor or diode configuration and utilizes BiFET or BiHEMT integration schemes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If conventional GaAs logic circuits use a transistor in combination with a large resistor, then the circuit can provide the required voltage drop, but the resistor occupies a large chip area and requires high input drive currents
Solution Approach 1:
The patent changes the operating parameters by using a current-limited differential entry stage with E-mode and D-mode transistors instead of conventional resistors. This transforms the voltage drop mechanism from resistor-based to transistor-based current limiting, eliminating the need for large resistors while reducing input drive current requirements to CMOS-compatible levels
Solution Approach 2:
The patent substitutes the mechanical/resistive voltage drop mechanism with an active transistor-based current limiting mechanism. The current-limited differential entry stage using E-mode and D-mode transistors replaces the passive resistor, providing voltage drop through controlled current limiting rather than resistive dissipation
2Power
If conventional GaAs logic circuits use a transistor in combination with a large resistor, then the circuit can operate, but it requires high currents in the on-state due to the required voltage drop over the resistor
Solution Approach 1:
The patent changes the power consumption parameters by implementing current-limited differential entry stages that control the on-state current. The E-mode and D-mode transistor configuration with current limiters reduces the current required for operation while maintaining the necessary voltage drop, thereby reducing power consumption and energy loss
3Adaptability or versatility
If the input buffer is designed to be compatible with CMOS levels, then low input drive currents are required, but conventional GaAs circuits cannot achieve this compatibility
Solution Approach 1:
The patent achieves universality by designing an input buffer that is compatible with both CMOS logic levels and GaAs technology. The current-limited differential entry stage using E-mode and D-mode transistors creates a universal interface that can accept CMOS-level signals while operating efficiently in GaAs circuits, enabling multi-technology integration
Solution Approach 2:
The patent changes the electrical parameters of the input buffer to match CMOS compatibility requirements. By using current-limited differential entry stages with E-mode and D-mode transistors, the buffer accepts CMOS-compatible voltage levels and current requirements, bridging the gap between CMOS and GaAs technologies
Data Source
Figure 1
Figure 2
AI summary
A current-limited differential entry stage compares an input signal (IN) to a reference voltage (Vref) generated by a current-limited transistor or diode configuration (E6, E7). Current limiters comprise a D-mode feedback transistor (D2; D3) having a gate-source junction, the D-mode transistor not conducting between the source and the drain if a gate-source voltage is larger negative than a negative threshold voltage, and conducting between the source and the drain else, and a feedback connection (13; 23) connecting the source of the D-mode feedback transistor to its gate via a component that generates a voltage drop (E4, E5; E8, E9).