Low-Voltage Memory Error Correction via Local Buffer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory error correction techniques in mobile communication systems are inefficient in handling low-voltage errors, leading to increased area costs and performance penalties, as they require extensive redundancy and software-based error correction, which is costly and performance-intensive, especially when errors are permanent and occur frequently at low voltages.

Innovation Solution

An apparatus and method that includes an error correction unit for identifying and correcting low-voltage errors in a mobile communication system by using a local buffer to store error correction codes and comparing location information to generate and apply error correction codes, reducing the need for extensive redundancy and software processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If extensive redundancy and software-based error correction are used to handle low-voltage errors, then error correction capability is improved, but area costs and performance penalties increase

Engineering Contradiction:
Improveerror correction capabilityVSAvoidarea costs and performance penalties
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The error correction mechanism is segmented into two parts: a hardware-based error detection unit that operates automatically without software intervention, and a selective error correction unit that only activates when errors are detected. This segmentation reduces the overall complexity by avoiding full software-based correction for all errors, while maintaining high reliability through hardware-assisted detection.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The error correction system performs self-service by automatically detecting errors through hardware circuits and generating correction codes without requiring external software processing. The system monitors itself and corrects its own errors, eliminating the need for performance-intensive software-based correction and reducing area requirements.

Inventive Principle:
Principle #25Self-service

2Reliability

If software-based error correction is used, then error correction functionality is achieved, but processing time and performance are deteriorated

Engineering Contradiction:
Improveerror correction functionalityVSAvoidprocessing time and performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system performs preliminary action by pre-generating and storing error correction codes in a lookup table during normal operation. When an error is detected, the correction code is already prepared and can be applied immediately without software processing delays. This preliminary preparation eliminates the need for time-consuming software-based error correction.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent replaces the software-based error correction mechanism with a hardware-based system that uses dedicated circuits for error detection and automatic code generation. This substitution eliminates software processing overhead and achieves error correction at the hardware level, significantly improving processing time and performance.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Reliability

If hardware-based error correction for multiple bit errors is implemented, then error correction capability is improved, but hardware complexity increases

Engineering Contradiction:
Improveerror correction capability for multi-bit errorsVSAvoidhardware complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges multiple error correction functions into a single integrated hardware unit that handles both error detection and correction. By combining these functions in one circuit module rather than using separate systems, the patent achieves multi-bit error correction capability while minimizing the increase in hardware complexity through functional integration.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS9110858B2Apparatus and method for controlling memory in mobile communication system
Publication Date: 2015.08.18 SAMSUNG ELECTRONICS CO LTD
  • US9110858B2 patent drawing
  • US9110858B2 patent drawing
  • US9110858B2 patent drawing

AI summary

An apparatus and method for controlling a low-voltage memory in a mobile communication system are provided. The apparatus includes a memory for storing data including at least one error caused by a low-voltage, and an error correction unit for identifying whether the at least one error exists in the memory according to a first bit set in a local buffer of an error correction code storage, for comparing location information on the error data read from the memory and location information on error data of at least one protection set in the local buffer of the error correction code storage when it is determined that the at least one error exists in the memory, for generating an error correction code as a result of the comparison, and for correcting the error data of the memory according to the error correction code.