Memory Management Circuitry for LRU Element Ordering
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current LRU memory management processes are inefficient due to the need for comparing newly accessed elements to all elements in the secondary memory, leading to increased processing time and power consumption as the number of elements increases, negatively impacting processing efficiency.
Innovation Solution
The implementation of memory management circuitry with comparator and gate control circuitry reduces the number of comparisons required by omitting comparisons between the newly accessed element and the least recently used element, using gate logic to control the updating of element orders within the secondary memory, thereby improving processing efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the LRU process compares the accessed memory element to all stored elements in secondary memory, then the element ordering is accurately updated, but the processing time and power consumption increase significantly
Solution Approach 1:
The patent extracts and removes the unnecessary comparison operation between the accessed memory element and the least recently used element. By taking out this redundant comparison, the system maintains accurate element ordering while significantly reducing processing time and power consumption associated with comparing all elements.
Solution Approach 2:
Instead of performing complete comparisons between the accessed element and all stored elements, the patent applies partial action by only comparing the accessed element to elements that are not the least recently used. This partial comparison approach suffices for accurate ordering updates without the excessive processing cost of full comparisons.
2Measurement precision
If the LRU process compares the accessed memory element to all stored elements, then the ordering is correctly updated, but power consumption increases
Solution Approach 1:
The patent removes the energy-intensive comparison operation between the accessed memory element and the least recently used element. This extraction of unnecessary comparison logic directly reduces power consumption while preserving the accuracy of element ordering updates in the secondary memory.
Solution Approach 2:
The patent applies partial comparison action, performing comparisons only where necessary (with elements other than the least recently used). This approach achieves sufficient ordering accuracy without the excessive energy consumption of comparing the accessed element to all stored elements.
3Quantity of substance
If the number of elements in secondary memory increases, then more data can be cached, but the processing time for LRU updates increases
Solution Approach 1:
The patent extracts and eliminates the comparison operation between the accessed element and the least recently used element. This removal reduces the time required for LRU updates, allowing the secondary memory to accommodate more elements without proportionally increasing update time.
Solution Approach 2:
The patent performs partial comparisons only with elements other than the least recently used. This partial action approach enables efficient LRU updates even as the number of cached elements increases, preventing linear growth in update time while maintaining effective cache utilization.
Data Source
AI summary
A processing system employs a method to order the elements within a memory. Ordering the elements includes receiving an accessed memory element. The accessed memory element is requested by a processor from a memory. Further, the accessed memory element is compared to stored elements within the memory to generate control signals. Gate control signals from the control signals are generated. The order of the stored elements within the memory is updated based on the gate control signals.