LTPS GOA Circuit Stability and Power Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The GOA circuit for LTPS semiconductor TFTs faces issues with poor stability and high power consumption, particularly in single-type TFT elements, which affects performance and is a challenge for ultra-narrow frame or frameless designs.
Innovation Solution
A GOA circuit design utilizing cascade-connected GOA units with both N-type and P-type transistors, including a transmission part, transmission control part, information storage part, data erase part, output control part, and output buffer part, employing transmission gates, NOR gate logic units, inverters, and NAND gate logic units to optimize signal transmission and storage, and reduce TFT count by sharing driving output ends.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a single-type GOA circuit is used for LTPS semiconductor TFT, then the structure is simpler, but the circuit stability is poor and power consumption is large
Solution Approach 1:
The patent combines N-type and P-type transistors in a unified GOA circuit design, merging the advantages of both transistor types to achieve better circuit stability while maintaining structural efficiency. The mixed-type transistor architecture allows for complementary signal processing and improved noise immunity.
Solution Approach 2:
The patent employs a composite transistor structure utilizing both N-type and P-type TFT elements within the same GOA circuit. This composite approach leverages the different characteristics of transistor types to create a more stable and reliable circuit while managing power consumption effectively.
2Ease of manufacture
If a single-type GOA circuit is used for LTPS semiconductor TFT, then the manufacturing process is simpler, but power consumption is large
Solution Approach 1:
The patent optimizes power consumption by changing the operational parameters of the transistor gates through precise timing control. The gate control signals are dynamically adjusted to minimize leakage current and reduce overall power consumption while maintaining circuit functionality.
Solution Approach 2:
The patent implements periodic gating control where transistor gates are activated in controlled sequences. This periodic activation pattern ensures that transistors are turned on only when needed for signal transmission, significantly reducing standby power consumption while maintaining manufacturing simplicity.
3Adaptability or versatility
If more TFTs are used in the GOA circuit, then the circuit functionality is enhanced, but the number of TFTs increases
Solution Approach 1:
The patent designs GOA units with multi-functional transistor configurations where individual TFTs serve multiple purposes. The same transistor can function as both a switching element and a signal buffer, reducing the total number of TFTs needed while maintaining comprehensive circuit functionality.
Solution Approach 2:
The patent merges the functions of multiple transistors into integrated GOA units that perform multiple operations simultaneously. By combining signal transmission, storage, and control functions within unified circuit blocks, the patent reduces the total TFT count while enhancing circuit adaptability.
Data Source
AI summary
The present invention provides a GOA circuit of LTPS semiconductor TFT, employed for forward scan transmission, comprising a plurality of GOA units which are cascade connected, and N is set to be a positive integer and an Nth GOA unit utilizes a plurality of N-type transistors and a plurality of P-type transistors and comprises a transmission part (100), a transmission control part (200), an information storage part (300), a data erase part (400), an output control part (500) and an output buffer part (600). The transmission gate is employed to perform the former-latter level transferring signal, and the NOR gate logic unit and the NAND gate logic unit are employed to convert the signals, and the sequence inverter and the inverter are employed to save and transmit the signals to solve the issues that the stability of the circuit is poor, and the power consumption is larger as concerning the LTPS with single type TFT elements, and the problem of TFT leakage of the single type GOA circuit to optimize the performance of the circuit. The ultra narrow frame or frameless designs can be realized.