M1 Test Structure for Sub-Picosecond Differential Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Measuring differential timing and variability in integrated circuit delays, particularly at the 45 nanometer technology node, is challenging due to the small delay characteristics of CMOS logic gates, which are on the order of 10 picoseconds or less, and existing test structures are not fully functional at the first level of metal wiring, limiting the ability to characterize pullup and pulldown delays and AC matching characteristics.
Innovation Solution
A test structure is designed to be fully functional and testable at a single level of metal wiring (M1), featuring a novel I/O powering scheme and circuitry configuration that allows for precise measurement of differential delay characteristics of individual circuit devices with high-speed input signals, enabling detailed timing measurements of pullup and pulldown characteristics with sub-picosecond precision.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional test structures are used, then manufacturing simplicity is maintained, but measurement precision of differential timing and variability is insufficient
Solution Approach 1:
The test structure is segmented into multiple independent experiment modules (e.g., delay measurement experiments, matching measurement experiments) that can be individually configured and tested. Each experiment module contains specific logic gates and test circuits designed to measure particular delay characteristics, allowing precise differential timing measurements without requiring a completely complex monolithic test structure.
Solution Approach 2:
The patent introduces a new dimension of testability at the first level of metal wiring (M1) by creating test structures that are fully functional and testable at this early stage of fabrication. This dimensional approach allows measurement of differential timing and variability characteristics without waiting for higher metal levels, thereby improving measurement precision while managing complexity through early-stage testing.
2Adaptability or versatility
If test structures are designed to be fully testable at first level of metal wiring, then measurement capability is improved, but device complexity increases
Solution Approach 1:
The test structure performs preliminary measurements of differential timing and variability characteristics at the first level of metal wiring before proceeding to higher fabrication stages. This preliminary action enables early characterization of device performance, including pullup and pulldown delays and AC matching characteristics, without requiring complex multi-level metal interconnects to be fully functional.
Solution Approach 2:
The test structure at M1 level is designed with universal functionality to support multiple types of measurements including delay characterization, matching measurements, and variability analysis. The same M1-level test structure can accommodate different experiment configurations (e.g., ring oscillators, delay chains) to measure various parameters, thereby achieving adaptability without proportionally increasing complexity.
3Measurement precision
If ring oscillators are used to measure average delay, then measurement simplicity is maintained, but measurement precision of individual gate delays and pullup/pulldown characteristics is insufficient
Solution Approach 1:
The test structure segments the measurement function into multiple independent experiment modules, each designed to measure specific characteristics of individual gates. Instead of using a single ring oscillator for average delay measurement, the structure includes dedicated delay measurement experiments with specific logic gate configurations that can isolate and measure individual gate delays, pullup delays, and pulldown delays separately, thereby improving precision while managing complexity through modular design.
Data Source
AI summary
A test structure for an integrated circuit device includes one or more experiments selectively configured to receive one or more high-speed input signals as inputs thereto and to output at least one high-speed output signal therefrom, the one or more experiments each including two or more logic gates configured to determine differential delay characteristics of individual circuit devices, at a precision level on the order of picoseconds to less than 1 picosecond; and wherein the one or more sets of experiments are disposed, and are fully testable, at a first level of metal wiring (M1) in the integrated circuit device.