MAC to PHY Interface Multiplexing Reducing SerDes Count
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing number of Media Access Controllers (MACs) on a chip requires a corresponding increase in Serializer/Deserializer (SerDes) devices, leading to higher costs and power consumption, and existing 10 gigabit interfaces do not support multi-speed communication.
Innovation Solution
Multiplexing multiple MACs to a single SerDes device, using a framer to pack data into frames and control signals, allowing for efficient communication at speeds from 10 megabits per second to 10 gigabits per second, and supporting channel widths from one to multiple MACs, thereby reducing the number of SerDes devices needed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If one SerDes is used for each MAC, then the MAC and SerDes speeds can be matched, but the number of SerDes devices increases leading to higher costs and power consumption
Solution Approach 1:
The patent merges multiple MACs into a single SerDes by implementing a framer that multiplexes data from multiple MACs onto a single physical interface. This allows one SerDes to serve multiple MACs, reducing the total number of SerDes devices needed while maintaining speed matching capability through proper framing and demultiplexing protocols.
Solution Approach 2:
The SerDes device is designed with multi-functionality to handle data from multiple MACs simultaneously. The framer structure enables the single SerDes to perform the function of multiple dedicated SerDes by time-division multiplexing or similar techniques, making the SerDes universal across multiple MAC interfaces.
2Adaptability or versatility
If multiple MACs are connected to multiple PHY devices, then communication flexibility is improved, but the number of SerDes devices and interface complexity increases
Solution Approach 1:
The patent combines multiple MAC- to-PHY connections into a single shared interface by using a framer that multiplexes data from multiple MACs onto one physical medium. This reduces interface complexity while maintaining the ability to connect multiple MACs to multiple PHY devices through logical multiplexing rather than physical duplication.
Solution Approach 2:
The framer acts as an intermediary device between multiple MACs and the single SerDes/PHY interface. It manages the multiplexing and demultiplexing of data streams, providing a simplified interface that hides the complexity of multiple connections while enabling flexible communication between multiple MACs and PHY devices.
3Speed
If 10 gigabit Ethernet MAC interfaces use four SerDes for each MAC (XAUI), then high speed communication is achieved, but the number of SerDes devices and cost increase
Solution Approach 1:
The patent merges the function of multiple SerDes into a single high-speed SerDes by implementing a framer that multiplexes data from multiple MACs onto one physical interface. This allows 10 gigabit communication capability to be maintained while using only one SerDes instead of four, significantly reducing device count and cost.
Solution Approach 2:
The single SerDes is designed with multi-functionality to handle high-speed data from multiple MACs simultaneously. The framer structure enables the SerDes to perform the work of multiple dedicated SerDes by time-division multiplexing or similar techniques, achieving 10 gigabit speeds without requiring four separate SerDes devices.
Data Source
AI summary
A plurality of media access controllers (MACs) are time division multiplexed with one or more serializer/deserializer (SerDes) devices, wherein there are more MACs than SerDes devices and/or a single multi-rate Ethernet MAC is able to communicate with a multi-rate PHY spanning speeds from 10 megabits per second to 10 gigabits per second using the same framing mechanism and structure.


