MAD Memristor Dividers Using IMPLY-Sensing Gate Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memristor-based gates for arithmetic operations face limitations in scalability, applicability, completeness, and performance, particularly in dividers which suffer from high delay and complexity due to the need for numerous transistors, memristors, switches, and drivers.
Innovation Solution
The implementation of Memristors-As-Drivers (MAD) gates, which combine sense circuitry with the IMPLY operation to reduce complexity and delay by optimizing binary non-restoring dividers and SRT dividers, using fewer memristors and drivers, and incorporating multiplexer and shift logic within a single MAD adder.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If traditional memristor-based gates (IMPLY, MAGIC, threshold gates) are used for arithmetic operations, then the area and density benefits of memristors are achieved, but the delay and complexity of arithmetic operations increase significantly
Solution Approach 1:
The patent combines sense circuitry with the IMPLY operation into a unified MAD gate structure. The sense amplifier and IMPLY logic are merged into a single operational unit, eliminating the need for separate sensing and logic stages. This integration reduces the number of discrete components and interconnections, thereby reducing overall delay while maintaining the area efficiency of memristor-based designs.
Solution Approach 2:
The sense amplifier is activated in advance to pre-charge and prepare the sensing node before the actual computation occurs. This preliminary action ensures that the sensing mechanism is ready to immediately detect the result of the IMPLY operation, reducing the overall propagation delay. The sense amplifier's early activation allows for faster detection of computational outcomes without requiring additional time for signal preparation.
2Quantity of substance
If traditional memristor-based gates are used for arithmetic operations, then memristor density is utilized, but the complexity of the circuit (number of transistors, memristors, switches, and drivers) increases
Solution Approach 1:
The MAD gate is designed as a universal building block that can perform multiple arithmetic operations including addition, subtraction, and division. By creating a multi-functional gate that can execute different operations through configuration rather than requiring separate dedicated circuits for each operation, the patent reduces overall system complexity while maintaining high memristor utilization. The same MAD gate structure serves multiple purposes depending on how the memristors are configured and connected.
Solution Approach 2:
The sense amplifier within the MAD gate automatically detects and amplifies the computational result without requiring external sensing circuitry or additional control logic. The gate structure itself provides the sensing capability, eliminating the need for separate sense amplifiers or detection circuits. This self-service approach reduces the number of external components needed and simplifies the overall circuit architecture.
3Productivity
If more memristors and drivers are used to implement dividers, then the arithmetic operation capability is improved, but the delay and computational steps increase
Solution Approach 1:
The division operation is broken down into segmented steps that can be executed iteratively using the same MAD gate structure. Rather than implementing a complex single-stage divider, the patent segments the division process into multiple simpler iterations of the same basic MAD gate operation. This segmentation allows for systematic computation while reusing the same hardware components, reducing the need for additional memristors and drivers that would be required in a monolithic divider design.
Data Source
AI summary
Memristor-based dividers using memristors-as-drivers (MAD) gates. As a result of employing MAD gates in memristor-based dividers, such as binary non-restoring dividers and SRT dividers, the number of delay steps may be less than half than the number of delay steps required in traditional CMOS implementations of dividers. Furthermore, by using MAD gates, memristor-based dividers can be implemented with less complexity (e.g., fewer memristors and drivers). As a result, by the memristor-based dividers using MAD gates, the speed and complexity of a wide variety of arithmetic operations is improved.