3D Magnetic Memory Stacking for High Density
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory technologies face challenges with scalability, cost, and power consumption due to large cell sizes and complex designs in hybrid memory systems combining NOR, NAND, and DRAM, which are difficult to scale and manufacture efficiently, especially below 45 nanometers.
Innovation Solution
A magnetic storage memory device utilizing current-induced magnetization switching with reduced switching current and high memory capacity, featuring a diode-addressable memory element with a magnetic tunnel junction and thin-film diode, allowing for stacking and reducing cell size through orthogonal word line and bit line architecture.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If NAND-based flash memory or DRAM is used to achieve high memory capacity, then memory capacity is improved, but device size increases and manufacturing cost increases
Solution Approach 1:
The patent transitions from planar 2D memory cell arrangements to three-dimensional vertically stacked memory structures. Multiple memory layers are stacked in the vertical dimension, allowing significantly higher memory capacity within the same footprint area. This dimensional change enables scaling beyond the limitations of conventional planar designs.
2Quantity of substance
If NAND-based flash memory or DRAM is used to achieve high memory capacity, then memory capacity is improved, but manufacturing cost increases
Solution Approach 1:
By stacking memory layers vertically, the patent achieves higher capacity without proportionally increasing manufacturing complexity. The modular stacked architecture allows for standardized fabrication processes to be repeated across multiple layers, improving manufacturing efficiency and reducing per-bit costs compared to scaling planar designs.
Solution Approach 2:
The memory structure is divided into multiple independent stacked layers, each functioning as a separate memory module. This segmentation allows for modular manufacturing where identical or similar layers can be produced using the same fabrication processes, then combined to form high-capacity memory devices, reducing overall manufacturing complexity and cost.
3Reliability
If conventional memory designs are used, then memory functionality is achieved, but scalability below 45 nanometers is difficult
Solution Approach 1:
The vertical stacking architecture provides a scaling pathway that bypasses the physical limitations of planar designs at sub-45nm nodes. By moving the scaling dimension from lateral to vertical, the patent maintains compatibility with existing fabrication processes while achieving higher density, as the vertical dimension is less constrained by lithographic resolution limits.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables higher capacity, lower cost, and reduced power consumption, achieving smaller cell sizes comparable to hard-disk drives while maintaining high density and low manufacturing costs, thus addressing the limitations of existing hybrid memory technologies.
Implementation Method 1
current-induced magnetization switching with reduced switching current and high memory capacity
Data Source
AI summary
A flash-RAM memory includes non-volatile random access memory (RAM) formed on a monolithic die and non-volatile page-mode memory formed on top of the non-volatile RAM, the non-volatile page-mode memory and the non-volatile RAM reside on the monolithic die. The non-volatile RAM is formed of stacks of magnetic memory cells arranged in three-dimensional form for higher density and lower costs.