Mapping Cache for Address Mapping Management in Data Storage

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As the capacity of data storage devices increases, managing address mapping information becomes inefficient, leading to performance degradation due to the need for separate storage of this information, which complicates the management and processing of requests in memory devices like NAND flash memory.

Innovation Solution

Implementing a semiconductor device with a mapping cache that caches address mapping data and a cache controller to manage this information, utilizing a dual-cache system where each cache block stores first mapping information and links to related second mapping information, allowing for efficient storage and retrieval of address mapping data within the memory device itself.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If address mapping information is stored in a separate storage device, then the memory device can operate independently, but the overall performance degrades due to increased management complexity and data access overhead

Engineering Contradiction:
Improveindependent operation capabilityVSAvoidoverall performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent merges the address mapping information storage with the memory device by implementing a mapping cache within the memory device structure. This allows the memory device to store and manage its own mapping information internally, eliminating the need for separate storage devices while maintaining independent operation capability and improving overall performance through reduced data access overhead.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The mapping cache is nested within the memory device structure, with cache blocks containing mapping information and links to related cache blocks. This nested organization allows efficient storage and retrieval of address mapping data within the memory device itself, resolving the contradiction between independent operation and performance.

Inventive Principle:
Principle #7Nested doll (Nesting)

2Quantity of substance

If the capacity of the data storage device increases, then more data can be stored, but the amount of address mapping information increases causing performance degradation

Engineering Contradiction:
Improvedata capacityVSAvoidperformance
Core Design Contradiction:
Quantity of substanceVSProductivity

Solution Approach 1:

The patent segments the address mapping information into cache blocks, where each cache block stores a portion of the mapping data along with links to related cache blocks. This segmentation allows the system to manage large amounts of mapping information efficiently, enabling increased data capacity while maintaining performance through localized access to relevant mapping data.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The mapping cache performs preliminary storage of address mapping information within the memory device before it is needed for operations. By pre-loading and caching mapping data, the system reduces the overhead of managing address mapping information as data capacity increases, thereby maintaining performance despite larger storage capacities.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If a dual-cache system with links is implemented, then mapping information can be stored efficiently within the memory device, but the device complexity increases

Engineering Contradiction:
Improvestorage efficiencyVSAvoidcache management structure
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The cache blocks contain built-in links to related cache blocks, allowing the mapping cache to automatically manage and retrieve related mapping information without requiring complex external management structures. This self-service mechanism reduces device complexity by embedding the navigation and management functionality directly within the cache structure itself.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11321243B2Data storage device including a semiconductor device managing address mapping of a semiconductor memory device
Publication Date: 2022.05.03 SK HYNIX INC
  • US11321243B2 patent drawing
  • US11321243B2 patent drawing
  • US11321243B2 patent drawing

AI summary

A data storage device includes a memory device including a normal data region and a mapping data region, the normal data region being configured to store normal data, the mapping data region being configured to store mapping data; a host request managing device configured to manage a read/write request from a host; a mapping managing device configured to cache a part of the mapping data and to manage mapping information according to a request from the host request managing device; and a memory controller configured to manage an operation of the memory device according to a request from at least one of the host request managing device and the mapping managing device.