Master Memory Chip Refresh Rate Control for DRAM Consistency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory apparatuses with multiple DRAM chips face function errors due to varying refresh rates determined by individual temperature sensors, leading to inconsistent operation.

Innovation Solution

Designating one memory chip as a master chip with an enabled temperature sensor to generate a refresh rate control signal based on ambient temperature, which is then applied uniformly to all memory chips, ensuring consistent refresh rates across the apparatus.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If each memory chip uses its own temperature sensor to determine refresh rate, then temperature-based refresh rate adjustment is achieved, but function errors occur due to inconsistent refresh rates across chips

Engineering Contradiction:
Improvetemperature-based refresh rate adjustmentVSAvoidfunction error
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent merges the temperature sensing function into a single centralized sensor rather than distributing sensors across all memory chips. This centralized temperature sensor provides a unified temperature reading that all memory chips use to determine their refresh rates, ensuring consistent operation across the entire memory apparatus while maintaining temperature-based adaptability.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent creates a universal temperature reference that serves all memory chips simultaneously. By using a single temperature sensor's output as a common reference for refresh rate determination across multiple chips, the system achieves multi-functionality where one temperature measurement controls the refresh behavior of the entire memory apparatus.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Measurement precision

If multiple temperature sensors are used in multiple memory chips, then individual temperature sensing is achieved, but system complexity increases

Engineering Contradiction:
Improveindividual temperature sensingVSAvoidsystem complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent extracts the temperature sensing function from individual memory chips and places it in a centralized location. By removing temperature sensors from each memory chip and consolidating them into a single sensor, the system reduces device complexity while still achieving accurate temperature-based refresh rate control for the entire apparatus.

Inventive Principle:
Principle #2Taking out (Extraction)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach prevents function errors by ensuring all memory chips operate with the same refresh rate, enhancing data access control and stability within the memory apparatus.

Implementation Method 1

a first temperature sensor of the master memory chip is enabled to sense an ambient temperature

Methodology Applied
Scientific EffectTemperature sensing:

Data Source

PatentUS10878881B1Memory apparatus and refresh method thereof
Publication Date: 2020.12.29 NAN YA TECH
  • US10878881B1 patent drawing
  • US10878881B1 patent drawing
  • US10878881B1 patent drawing

AI summary

The memory apparatus includes a plurality of memory chips and a plurality of temperature sensors. The memory chips are coupled to each other. The temperature sensors are respectively disposed on the memory chips. One of the memory chips is configured to be a master memory chip, and a first temperature sensor of the master memory chip is enabled to sense an ambient temperature. The master memory chip generates a refresh rate control signal according to the ambient temperature and controls refresh rates of all of the memory chips.