Master/Slave IC Coherency via Acknowledgement Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuits with transaction masters and slaves face challenges in ensuring proper serialization and coherency due to variable delays, leading to potential coherency conflicts and breakdowns, especially in systems with multiple processors and different clock frequencies.
Innovation Solution
The implementation of a complete-acknowledgement signal mechanism, where the transaction master acknowledges the completion of data transfer operations to the transaction slave, allowing coherency control circuitry to defer snoop transactions until the acknowledgement is received, ensuring appropriate serialization and preventing coherency conflicts.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If snoop transactions are sent immediately without waiting for transfer-complete acknowledgment, then system productivity is improved, but coherency reliability deteriorates due to potential coherency conflicts
Solution Approach 1:
The system implements a feedback mechanism where the transaction master sends a complete-acknowledgement signal back to the transaction slave when it receives the transfer-complete signal. This feedback loop ensures that the slave knows the master has processed the transfer completion, allowing snoop transactions to be properly serialized and preventing coherency conflicts while maintaining system productivity
Solution Approach 2:
The transaction master performs preliminary action by sending the complete-acknowledgement signal before the slave processes subsequent snoop transactions. This preliminary acknowledgment ensures that the master is ready to handle coherency requests, allowing the slave to safely send snoop transactions without causing coherency breakdowns
2Adaptability or versatility
If variable delays are present in data transfer operations, then adaptability is improved, but serialization precision deteriorates leading to coherency conflicts
Solution Approach 1:
The complete-acknowledgement signal provides feedback that confirms the master has received and processed the transfer-complete signal despite variable delays. This feedback mechanism allows the slave to accurately serialize snoop transactions based on actual processing completion rather than relying on fixed timing assumptions, thereby maintaining serialization precision in the presence of variable delays
Solution Approach 2:
The system dynamically adjusts transaction processing based on actual completion signals rather than fixed timing. The slave waits for the complete-acknowledgement signal before sending snoop transactions, making the serialization process adaptive to variable data transfer delays while maintaining precise coherency control
Data Source
AI summary
An integrated circuit 2 includes a transaction master 4 connected via interconnect circuitry 10 to a transaction slave 12. The transaction slave 12 generates a transfer-complete signal (R Last or B) to indicate completion of a data transfer (either a read or a write). When this transfer-complete signal has been received by the transaction master 4, then the transaction master 4 generates a complete-acknowledgement signal RACK, WACK, which is passed back to the transaction slave so as to acknowledge receipt of the transfer-complete signal.