Match CAM Circuit Reducing NMOS Power via Segmentation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Content-addressable memory (CAM) circuits in integrated circuits consume significant power due to the operation of NMOS transistors during mismatch comparisons, leading to inefficient energy usage, especially in high-frequency processor operations where numerous comparisons are made.

Innovation Solution

The implementation of a match CAM circuit configuration that operates NMOS transistors only when there is a match, using decoder and encoder circuits to represent binary value pairs and control the operation of NMOS transistors, reducing power consumption by minimizing transistor operations during mismatch detections.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If conventional CAM circuitry operates NMOS transistors during all comparisons (match and mismatch), then complete comparison functionality is achieved, but power consumption increases significantly

Engineering Contradiction:
Improvepower consumptionVSAvoidcircuit configuration complexity
Core Design Contradiction:
Loss of energyVSDevice complexity

Solution Approach 1:

The CAM circuit is divided into multiple independent comparator units, each handling a specific comparison task. Each comparator unit processes a portion of the search key against stored data, allowing selective activation and independent power management for different comparison operations.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The circuit employs periodic clocking and selective activation of NMOS transistors only during match conditions. By using clock signals to periodically enable transistor operation based on match/mismatch detection, power consumption is reduced while maintaining complete comparison functionality when needed.

Inventive Principle:
Principle #19Periodic action

2Productivity

If NMOS transistors are operated during mismatch comparisons, then all comparison operations are completed, but energy usage becomes inefficient

Engineering Contradiction:
Improvecomparison operation throughputVSAvoidenergy usage
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The circuit dynamically adjusts transistor operation based on comparison results. NMOS transistors are activated only when match conditions are detected, rather than operating continuously during all comparisons. This dynamic control maintains high comparison throughput while eliminating unnecessary energy consumption during mismatch operations.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The circuit changes operational parameters (transistor activation state) based on comparison outcomes. By monitoring match/mismatch signals and adjusting transistor conductivity accordingly, the system achieves high productivity during matches while minimizing energy usage during mismatches through parameter modulation.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS8787058B2Selectable multi-way comparator
Publication Date: 2014.07.22 ADVANCED MICRO DEVICES INC
  • US8787058B2 patent drawing
  • US8787058B2 patent drawing
  • US8787058B2 patent drawing

AI summary

A method for comparing content addressable memory (CAM) elements is disclosed. Binary values are stored in a pair of CAM elements. A comparison value is provided to a group of comparators, the comparison value based on the binary value stored in the pair of CAM elements. A match value is provided to the group of comparators, the match value corresponding to a binary value pair to be compared with the binary value stored in the pair of CAM elements. A positive match result value is output from a selected group of comparators via an output line in response to the comparison value matching the match value.