MBSP RNN Architecture Reducing Communication Overhead

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional Recurrent Neural Networks (RNNs) face significant drawbacks due to increased synchronization and communication costs, particularly due to all-to-all connectivity requiring large communication bandwidth and frequent synchronization operations, which lead to latency and inefficiency in processing time series data.

Innovation Solution

The implementation of a Multi-Bulk-Synchronous-Parallel (MBSP) machine model that hierarchically organizes RNNs into fast and slow modules, reducing communication and synchronization costs by allowing sparse connections and delayed inter-module communication, thereby optimizing computational efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional RNNs use all-to-all connectivity between neurons in successive timesteps, then the network can maintain accurate temporal dependencies, but communication bandwidth requirements and synchronization costs increase significantly

Engineering Contradiction:
Improvetemporal dependency accuracyVSAvoidcommunication bandwidth
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent segments the RNN architecture into multiple independent processing modules (e.g., separate processing for different timesteps or neuron groups) that can operate with reduced inter-module communication. This segmentation allows each module to process data locally while minimizing the need for all-to-all connectivity across the entire network, thereby reducing communication bandwidth requirements while preserving temporal dependency accuracy through structured inter-module data flow.

Inventive Principle:
Principle #1Segmentation

2Measurement precision

If conventional RNNs perform synchronization operations at each timestep connection, then temporal accuracy is maintained, but execution speed decreases due to latency

Engineering Contradiction:
Improvetemporal accuracyVSAvoidexecution speed
Core Design Contradiction:
Measurement precisionVSSpeed

Solution Approach 1:

The patent implements periodic synchronization where communication and synchronization operations occur at specific intervals rather than at every timestep connection. This allows multiple timesteps to be processed between data communication steps, reducing the frequency of expensive synchronization operations while maintaining temporal accuracy through periodic updates. The approach enables parallel processing of multiple timesteps within synchronization intervals, thereby improving execution speed.

Inventive Principle:
Principle #19Periodic action

3Loss of information

If conventional RNNs communicate data between all neurons in successive timesteps, then complete information flow is achieved, but latency increases regardless of actual data movement volume

Engineering Contradiction:
Improveinformation flow completenessVSAvoidcommunication latency
Core Design Contradiction:
Loss of informationVSLoss of time

Solution Approach 1:

The patent extracts and removes unnecessary communication operations from the RNN architecture by identifying and eliminating redundant data transfers between neurons. Instead of maintaining all-to-all connectivity, the system extracts only the essential information flow paths needed for temporal dependency maintenance. This extraction approach reduces communication latency by minimizing the number of data transfer operations while preserving the completeness of necessary information flow through optimized communication paths.

Inventive Principle:
Principle #2Taking out (Extraction)

4Adaptability or versatility

If conventional RNNs are mapped to general purpose processors, then implementation flexibility is achieved, but computational efficiency decreases due to synchronization overhead

Engineering Contradiction:
Improveimplementation flexibilityVSAvoidcomputational efficiency
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent applies local quality optimization by customizing the RNN architecture specifically for general purpose processor implementations. This involves optimizing memory access patterns, data layout, and computation schedules to match the characteristics of general purpose processors. The architecture incorporates local optimizations such as tile-based processing, register tiling, and memory hierarchy utilization that improve computational efficiency on general purpose processors while maintaining implementation flexibility. These local adaptations allow the system to achieve high performance on standard hardware without requiring specialized architectures.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS10832120B2Systems and methods for a multi-core optimized recurrent neural network
Publication Date: 2020.11.10 BAIDU USA LLC
  • US10832120B2 patent drawing
  • US10832120B2 patent drawing
  • US10832120B2 patent drawing

AI summary

Systems and methods for a multi-core optimized Recurrent Neural Network (RNN) architecture are disclosed. The various architectures affect communication and synchronization operations according to the Multi-Bulk-Synchronous-Parallel (MBSP) model for a given processor. The resulting family of network architectures, referred to as MBSP-RNNs, perform similarly to a conventional RNNs having the same number of parameters, but are substantially more efficient when mapped onto a modern general purpose processor. Due to the large gain in computational efficiency, for a fixed computational budget, MBSP-RNNs outperform RNNs at applications such as end-to-end speech recognition.