MCU Timer Synchronization for Parallel Power Converters

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing power converter systems face challenges in achieving reliable real-time synchronization, especially when multiple power converters need to operate in parallel, leading to inefficiencies and potential loss of synchronization.

Innovation Solution

The use of a hardware timer subsystem within an MCU to generate and manage synchronization signals through Direct Memory Access (DMA), allowing for accurate and timely updates of synchronization values in memory, thereby synchronizing multiple power converters effectively.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single controller is used to drive separate power converter circuits for each phase, then device complexity is reduced, but synchronization reliability deteriorates

Engineering Contradiction:
Improvecontroller structureVSAvoidsynchronization reliability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The controller is segmented into a central controller that generates synchronization signals and individual MCU units that execute switching operations. Each MCU has its own timer subsystem and memory, allowing independent yet synchronized operation. This segmentation maintains low overall complexity while improving synchronization reliability through distributed control.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A synchronization signal acts as an intermediary between the central controller and multiple MCUs. The signal is generated by the central controller and received by each MCU's timer subsystem, coordinating their operations without requiring direct communication between MCUs or a complex centralized control structure.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If software is used to control power converter switch states, then flexibility is improved, but processing time increases

Engineering Contradiction:
Improvecontrol flexibilityVSAvoidprocessing time
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

Synchronization values are pre-calculated and stored in memory before being needed for switching operations. The timer subsystem retrieves these pre-computed values and loads them into registers at the precise moment when switching is required, eliminating the need for real-time software calculation and reducing processing time.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent replaces software-based timing control with a hardware timer subsystem that automatically generates switching signals based on pre-loaded synchronization values. This hardware-based approach substitutes the slow software execution cycle with faster hardware timing mechanisms, reducing processing time while maintaining control flexibility through programmable timer configurations.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Speed

If DMA is used to access memory independently of the CPU, then processing speed is improved, but device complexity increases

Engineering Contradiction:
Improvememory access speedVSAvoidMCU subsystem complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The DMA subsystem is integrated into the standard MCU architecture, serving multiple functions including synchronization value transfer, timing signal generation, and coordinate data movement between memory and timer registers. This multi-functionality justifies the added complexity by providing versatile high-speed data transfer capabilities that benefit multiple operations within the power converter control system.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12267000B2Power converter MCU synchronization
Publication Date: 2025.04.01 DCBEL INC
  • US12267000B2 patent drawing
  • US12267000B2 patent drawing
  • US12267000B2 patent drawing

AI summary

A power converter controlled by a micro-controller unit (MCU) is effectively synchronized by using a signal received by a hardware subsystem of the MCU. The synchronization signal can control multiple power converters and can be generated by one power converter or a synchronization controller with generation of the synchronization signal generated using a hardware subsystem of an MCU, namely a hardware timer. The timer can be used to obtain a switch state from a memory table using direct memory access (DMA).