Media Conversion Module Timestamp Compensation for IEEE 1588 Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing network systems face challenges in achieving accurate clock synchronization due to uncertain delays in media conversion modules, leading to low synchronization performance of the IEEE 1588 protocol, especially in asymmetric link conditions.
Innovation Solution
A packet processing method that measures and compensates for the time interval a packet takes to pass through the media conversion module by recording the time interval between receiving and sending packets with alignment markers, allowing for accurate determination and correction of timestamps to improve synchronization performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If internal processing delay in media conversion module is estimated based on internal circuit processing, then device complexity is reduced, but measurement precision deteriorates resulting in inaccurate delay values
Solution Approach 1:
The patent introduces alignment markers as intermediary elements that are inserted into data streams before media conversion. These markers serve as reference points that allow precise measurement of processing delay without requiring complex internal circuit analysis. The markers are tracked through the media conversion module, and their position changes provide accurate delay measurement while keeping the device structure relatively simple.
2Device complexity
If delay of media conversion module is not compensated, then device complexity is low, but synchronization performance deteriorates
Solution Approach 1:
The patent applies preliminary action by measuring the processing delay of the media conversion module in advance using alignment markers before actual time synchronization operations. The measured delay value is then stored and used to compensate timestamps in subsequent synchronization processes. This approach separates the measurement phase from the synchronization phase, allowing the system to maintain low complexity during normal operation while ensuring high synchronization performance through pre-obtained delay compensation data.
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
This application provides a packet processing method and a network device. The method includes: receiving a first packet by using a first receiving interface of a media conversion module of a first network device, where the first packet includes a first alignment marker AM; sending a second packet by using a first sending interface of the media conversion module, where the second packet includes the first AM, and the second packet is the first packet processed by the media conversion module; and calculating a time interval T1 between a time at which the media conversion module receives the first packet and a time at which the media conversion module sends the second packet, where the T1 is used to compensate for a first timestamp at which the first network device receives or sends the third packet. According to the method and the network device in the embodiments of this application, a delay of processing a packet by the media conversion module can be accurately determined, and synchronization performance of a 1588 protocol is further improved.