Memory Access Gate for Secure Diagnostic Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Managed memory devices face security vulnerabilities due to test pads that can be exploited for unauthorized access, and existing security measures like encryption introduce overhead, affecting performance and cost.
Innovation Solution
Implementing a memory access gate mechanism that routes chip enable and write enable signals through a controller, using multiplexers to selectively enable access based on a secure register value, ensuring secure operations without performance degradation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If test pads are provided for diagnostic procedures, then ease of operation is improved, but security is worsened due to unauthorized access vulnerability
Solution Approach 1:
A pad buffer is introduced as an intermediary component between the test pads and the memory die. This buffer acts as a security gatekeeper that controls signal flow to the memory die, allowing diagnostic access through test pads while preventing unauthorized direct access. The pad buffer enables the controller to mediate all communications through test pads, ensuring security requirements are met while maintaining diagnostic functionality.
2Reliability
If encryption is implemented for security, then security is improved, but productivity is worsened due to performance overhead
Solution Approach 1:
The security function is extracted from the main memory access path and implemented through the pad buffer component. By placing security controls at the pad buffer level rather than requiring encryption throughout the entire memory system, the patent achieves security without the performance overhead of encryption. The pad buffer provides security through physical access control rather than cryptographic methods.
3Reliability
If additional security components are added, then security is improved, but device complexity is worsened
Solution Approach 1:
The pad buffer is designed to serve multiple functions: it provides security control, enables diagnostic access through test pads, and interfaces between the controller and memory die. By making the pad buffer multi-functional, the patent achieves security without adding separate dedicated security components, thereby avoiding increased device complexity while still meeting security requirements.
Data Source
AI summary
Methods, systems, and devices for a memory access gate are described. A memory device may include a controller, memory dice, and a pad for receiving an externally provided control signal, such as a chip enable signal. The memory device may include a switching component for selecting the externally provided control signal or an internally generated control signal. The controller may provide the selected control signal to a memory die. The memory device may determine whether it is operating in a first mode or a second mode, and select the externally provided control signal or the internally generated control signal based on the determination. The first mode may be a diagnostic mode in some cases. The controller may include a secure register whose value may impact or control the switching. An authenticated host device may direct the controller to write the value to the secure register.