Memory Access Validation Using Counters and Error Signaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in accurately determining valid memory access operations, leading to increased failure rates due to the inability to communicate supplemental error management signals, which can result in the use of invalid data, especially in safety-critical applications.
Innovation Solution
Implementing enhanced signaling techniques, including transmission-side and reception-side counters, and coupling error management channels with a voltage source based on write clock signals to indicate valid operations in real-time, thereby reducing power consumption and improving data reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If enhanced signaling techniques with transmission-side and reception-side counters are implemented, then data reliability is improved, but device complexity increases
Solution Approach 1:
The patent divides the error management system into transmission-side and reception-side components, each with independent counters and validation logic. The transmission-side device maintains a counter of valid operations, while the reception-side device maintains a separate counter, allowing independent tracking and validation of memory access operations across the communication interface.
Solution Approach 2:
The patent implements feedback mechanisms where the reception-side device compares its counter value with the transmission-side counter value to validate operations. Error management signals are sent back to indicate validation results, creating a closed-loop feedback system that continuously monitors and confirms the integrity of memory access operations.
2Use of energy by moving object
If error management channels are coupled with voltage source based on write clock signals, then power consumption is reduced, but measurement precision of valid operations deteriorates
Solution Approach 1:
The patent couples error management channels with the voltage source based on write clock signals, creating a periodic activation pattern. The channels are enabled during specific clock cycles when write operations occur and disabled during idle periods, reducing power consumption while maintaining accurate tracking of valid operations through counter-based validation that operates independently of the periodic coupling.
Data Source
AI summary
Methods, systems, and devices for memory operations are described. A command may be received by a memory device and from a device. Both the device and the memory device may maintain counters of valid operations. A request for a value associated with a counter at the memory device may be received from the device. Based on receiving the request, a value of the counter may be transmitted to the device. The values of the counters may be compared to determine whether invalid data has been obtained by the device. Also, a pin associated with communicating error correction information may be coupled with a voltage source based on receiving a signal. The pin may remain coupled with the voltage source until a command is processed or an end of the signal. Whether the pin is coupled with the voltage source may indicate a validity of associated data.