Memory Alert Signaling with Selective Fault Register Filtering
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems lack the ability for users to selectively control which faults trigger an alert output, leading to potential performance degradation and increased processing overhead due to unnecessary alerts.
Innovation Solution
Implementing a dual-mode register system in memory systems, where a first mode register tracks detected faults and a second mode register allows users to dynamically select which faults result in an alert output, enabling selective alert signaling.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the memory system generates an alert output for every detected fault, then the system provides comprehensive fault notification, but the processing overhead increases and performance degrades due to unnecessary alerts
Solution Approach 1:
The patent segments the fault alerting function into two independent mode registers: FMR1 (first mode register) that tracks all detected faults, and FMR2 (second mode register) that filters which faults generate alert outputs. This segmentation allows the system to maintain comprehensive fault detection while selectively suppressing unnecessary alerts, thereby resolving the contradiction between reliability and productivity.
2Reliability
If the system provides comprehensive fault tracking, then all faults are monitored, but users cannot selectively control which faults trigger alerts, leading to unnecessary processing overhead
Solution Approach 1:
The patent introduces FMR2 as an intermediary filter between fault detection (FMR1) and alert output generation. FMR2 contains filter bits that selectively enable or disable alert generation for specific fault types. This intermediary structure provides users with granular control over which faults trigger alerts while maintaining comprehensive fault monitoring, thereby resolving the contradiction between reliability and ease of operation.
3Loss of information
If the memory system generates alerts for all faults, then complete fault information is provided, but processing overhead increases due to handling unnecessary alerts
Solution Approach 1:
The patent implements dynamic control of alert generation through writable mode registers that can be configured at runtime. The filter bits in FMR2 can be dynamically adjusted to enable or disable alert generation for specific fault types based on system conditions and user preferences. This dynamic approach allows the system to maintain complete fault information tracking while adaptively reducing processing overhead by suppressing non-critical alerts.
Data Source
AI summary
Methods, systems, and devices for alert signaling in memory systems are described. A memory system may maintain a first mode register that includes multiple operands, where each operand corresponds to a respective fault that may occur in the memory system. The memory system may also maintain a second mode register that is associated with the first mode register, where each operand of the second mode register corresponds to one or more operands of the first mode register. A value of each operand of the second mode register may indicate whether the memory system is to drive the alert output in response to detection of the corresponding fault. As such, if a first operand of the first mode register is set, indicating a fault has occurred, and a first operand of the second mode register indicates for the alert output to be driven, the memory system may drive the alert output.